

CR-124215



RELIABILITY LABORATORY, INC.

Reproduced by
**NATIONAL TECHNICAL
INFORMATION SERVICE**
U.S. Department of Commerce
Springfield, VA. 22151

(NASA-CR-124215) EXTENDED LIFE TESTING
EVALUATION OF COMPLEMENTARY MOS INTEGRATED
CIRCUITS Final Report, Mar. 1971 - May
1972 (DCA Reliability Lab., Inc.,
Mountain View) 103 p CSCL 14D

N73-22422

Unclass

CSCL 14D

G3/15 68850

N O T I C E

THIS DOCUMENT HAS BEEN REPRODUCED FROM THE
BEST COPY FURNISHED US BY THE SPONSORING
AGENCY. ALTHOUGH IT IS RECOGNIZED THAT CER-
TAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RE-
LEASED IN THE INTEREST OF MAKING AVAILABLE
AS MUCH INFORMATION AS POSSIBLE.

DCA

FINAL REPORT

NASA CONTRACT #NAS 8-25897

EXTENDED LIFE TESTING EVALUATION OF
COMPLEMENTARY MOS INTEGRATED CIRCUITS

MARCH 1971 thru MAY 1972

Prepared for:

GEORGE C. MARSHALL SPACE FLIGHT CENTER
MARSHALL SPACE FLIGHT CENTER
ALABAMA 35812

Prepared by:

Thomas E. Brosnan
Engineering Staff

Approved by:

Philip Alpern
Vice President Engineering

DCA RELIABILITY LABORATORY, INC.
645 CLYDE AVENUE
MOUNTAIN VIEW, CALIFORNIA 94040

DCA FINAL REPORT #203

JULY 7, 1972



TABLE OF CONTENTS

SECTION	TITLE	PAGE
1	PURPOSE OF EVALUATION	1
2	DESCRIPTION OF TEST SPECIMENS	2
3	HISTORY OF TEST SPECIMENS	3
4	TEST DESCRIPTIONS AND SEQUENCE	6
5	CONCLUSIONS AND RECOMMENDATIONS	14
APPENDIX:		
A	CD4002 Device Behaviour	18
B	CD4003 Device Behaviour	23
C	Limit and Drift Criteria	28
C-1	CD4002 Limit and Drift	
C-2	CD4003 Limit and Drift	
C-3	CD4002 Pin Matrix	
C-4	CD4003 Pin Matrix	
D	CD4002 Data Graphs	41
E	CD4003 Data Graphs	55
F	CD4002 Tabulated Data	69
G	CD4003 Tabulated Data	78
H	Life Test Circuits	91
I	NASA/ARC Contract Number NAS 2-5760 Abstract	95

1.0 PURPOSE OF EVALUATION

The purpose of this extended life testing evaluation of complementary MOS integrated circuits is twofold:

1. To ascertain the long life capability of complementary MOS devices.
2. To assess the objectivity and reliability of various accelerated life test methods as an indication or prediction tool.

The above goals are to be realized by utilizing those methods of life testing as described in MIL-STD-883, Method 1005 (Steady State Life), supplemented by Method 1008 (High Temperature Storage).

In addition, the determination of a suitable life test sequence for these devices is of importance.

2.0 DESCRIPTION OF TEST SPECIMENS2.1 PART TYPES

CD4002 Dual 4-input Gate, CMOS Integrated Circuit

CD4003 Dual D-type flip-flop, CMOS Integrated Circuit

2.2 CONSTRUCTION

Structure: Single monolithic chip with "N" and "P" channel diffusions on the same chip.

Intended Use: Digital equipment in which the clock or operating rate is less than ten megahertz and low power dissipation of the devices is required.

2.3 CASE STYLE

Hermetically sealed 14 lead "flat pack" with ceramic and metal package.

2.4 MANUFACTURER

Radio Corporation of America, Somerville, New Jersey



3.0 HISTORY OF TEST SPECIMENS

Most of the integrated circuits (160) used in this evaluation program were devices from the NASA/Ames Research Center (ARC) qualification program conducted under contract #NAS 2-5760. These units and the balance of the test sample were furnished by Marshall Space Flight Center to DCA RELIABILITY LABORATORY, INC.

The evaluation consisted of 184 units, of which 160 units were processed per the Flow Chart (Figure 1) shown on Page 7. This flow chart shows the testing done on ARC contract #NAS 2-5760.

Additional units were provided by Marshall Space Flight Center to DCA Reliability Laboratory, Inc. to make a total of 184 units. DCA Reliability Laboratory, Inc. is not aware of any history for these additional units, although there were some indication that these units had undergone some degree of prior testing because they had been serialized.


The breakdown of the results of the tested units is shown in the Historical Chart (Table 1) on Page 6.



TABLE I

HISTORICAL CHART

<u>Quantity</u>		<u>Historical Results</u>
CD4002	CD4003	
13	1	Exceeded manufacturer's specified parameter limits after the 36 hour burn-in and received no further testing on the ARC contract.
8	15	Exceeded DCA/ARC parameter drift criteria during the 36 hour burn-in and received no further testing on the ARC contract.
12	29	Exceeded DCA/ARC parameter drift criteria during the 1000 hour burn-in on the ARC contract.
32	42	Parameters remained stable within the manufacturer's specifications throughout the ARC Qualification.
0	1	This unit remained stable within the manufacturer's specification during the 36 hour burn-in and was not subjected to further testing on the ARC contract.
8	0	Exceeded manufacturer's specified parameter limits during the 1000 hour burn-in on the ARC contract.
23	0	These units did not receive testing on the ARC contract. These units were received with serial numbers attached which indicates that some processing was performed prior to receipt at DCA. The prior history is unknown.



ARC TEST MATRIX

FIGURE 1

4.0 INDIVIDUAL TEST DESCRIPTIONS, SEQUENCE AND RESULTS

For the ARC contract various life test sequences were developed and designed to expose the dominant failure modes prevalent in CMOS integrated circuits. Based on this previous study, a life test matrix was developed for the MSFC contract which would provide information pertaining to the various confidence levels weighed against the applicable life test sequences involved.


This matrix is shown on Page 9, Figure 2.

These stresses were designed to detect junction bulk and junction surface defects, which could then be analyzed for the most effective reliability screening techniques to be used for the devices.

4.1 ELECTRICAL MEASUREMENTS

The electrical test consisted of the DC parameters measured on the Fairchild 4000 at 25°C. The forcing function, parametric limits and drift criteria are delineated in Appendix C. The measurements were taken at 0 hours, 500 hours, 1000 hours and each 1000 hours thereafter for a total of 6000 hours. A-1 parametric readings were evaluated relative to the manufacturer's limits and DCA drift criteria. The drift was calculated back to the initial measurement point.

IDCA



MSFC TEST MATRIX

FIGURE 2

4.2 LIFE TEST DESCRIPTIONS

The life test matrix as outlined on Page 9, Figure 2 was developed by MSFC and DCA. The life test was performed on an accelerated basis and distributed into four individual tests. Each test was designed to activate failure mechanisms which might be encountered under normal life operation. These failure mechanisms were detected by electrical degradation which may be caused by chemically active surfaces, ionic contamination, hot spots, channeling or other thermal chemical processes. Each stress is described below.

4.2.1 PARALLEL EXCITATION TEST @ 125°C (PE)

This test consists of switching the complementary pair of transistors in the device on and off simultaneously.

This was done by forcing the output alternately high and low by means of a pulse at one of the inputs. When this applied voltage and/or current pulse goes high the input P-channel MOS transistor is turned off while the complementary N-channel is turned on; and the reverse is also true. This life test conforms to MIL-STD-883, Method 1015, Condition D.

4.2.2 REVERSE BIAS @ 125°C (RB)

This test configuration ties the inputs of the device to V_{DD} . In this manner the P-channel transistors are turned off while the N-channel transistors are on. Therefore, the P-channel transistors are exposed to a high temperature reverse bias, while the N-channel transistors are not being stressed. This condition conforms to MIL-STD-883, Method 1015, Condition A.

4.2.3 FORWARD BIAS @ 125°C (FB)

This configuration ties the gates of the input transistors to ground, thereby turning the P-channel transistors on and the N-channel transistors off. This creates a high temperature reverse bias on the N-channel transistors, while the P-channel transistors are not stressed.

This life test configuration conforms to MIL-STD-883, Method 1015, Condition B.

4.2.4 HIGH TEMPERATURE STORAGE @ 150°C (BAKE)

This consisted of placing the units in an ambient temperature of 150°C for the specified duration. This test is sometimes referred to as "stabilization bake".

This condition conforms to MIL-STD-883, Method 1008, Condition C.

4.3

RESULTS

For the determination of effectiveness on the various types of life test all measurements thru the 500 hours time point which includes the ARC evaluation were used as a reference point.

The results are based on three variables; (1) those units which exceeded manufacturer's limits during the initial 500 hours of test; (2) those units which exceeded the DCA drift criteria during the initial 500 hours of test; (3) those units which exceeded the manufacturer's limits after the initial 500 hours of test.

4.3.1 The following represents the percent failures during the initial 500 hours of life test utilizing the manufacturer's limits as the reject criteria.

i.e., The FB for the CD4002 states 17.4%. This means 17.4% of the units exceeded manufacturer's limits during the initial 500 hours of test.

	<u>FB</u>	<u>RB</u>	<u>PE</u>	<u>BAKE</u>
CD4002	17.4%	33.3%	6.6%	0%
CD4003	0%	2.7%	0%	0%

4.3.2 The following percent failures is the same as paragraph 4.3.1 with the addition of the DCA drift limit included as the reject criteria.
i.e., The FB for the CD4002 states 34.7%. This means 34.7% of the units exceeded the manufacturer's limits and the DCA drift criteria during the initial 500 hours of burn-in.

	<u>FB</u>	<u>RB</u>	<u>PE</u>	<u>BAKE</u>
CD4002	34.7%	61.5%	20.0%	15.7%
CD4003	14.2%	86.4%	30.0%	25.0%

4.3.3 The following percentages indicate the predictability effectiveness of infant mortality utilizing the DCA drift criteria. The units which indicated instability during the initial 500 hours were categorized as potential failures. At the conclusion of the test these parts were analyzed for limit failure.
i.e., The FB for CD4002 states 100%. This means all parts which were categorized as potential failures during the initial 500 hours of test eventually exceeded the manufacturer's limits.

	<u>FB</u>	<u>RB</u>	<u>PE</u>	<u>BAKE</u>
CD4002	100%	63.6%	50.0%	33.3%
CD4003	0%	6.4%	0%	60.0%

4.3.4 The following percentages indicate the undetected post 500 hour failures. These failures escaped detection in that they were stable during the initial 500 hours of test, i.e., The FB for the CD4002 states 6.6%. This means 6.6% of the units which indicated stability during the initial 500 hours of test eventually failed.

	<u>FB</u>	<u>RB</u>	<u>PE</u>	<u>BAKE</u>
CD4002	6.6%	0%	16.6%	10.5%
CD4003	5.5%	0%	0%	20.0%

4.3.5 There were 35% of the CD4002 and 28% of the CD4003 which passed all tests. There were 10 units which failed catastrophically during the test program of which two parts failed due to handling, five parts failed at random and three parts failed as predicted using drift criteria during the first 500 hours.

- 4.3.6 The recorded data for rejects is given in Appendix F and G. This data gives the critical failed parameter.
- 4.3.7 The data for the acceptable devices is given in Appendix D and E. This data is in graphical form giving the maximum, mean and minimum value for each parameter in percentile form.

5.0 CONCLUSION

The conclusions of the NASA/Ames Research Center (ARC) Qualification under contract NAS 2-5760 were that the Complementary Metal Oxide Silicon (CMOS) Micro-circuits as manufactured by RCA were not acceptable for high reliability application without indepth process controls and post seal reliability screening.

The ARC conclusions were based on a qualification study which consisted of a 1000 hour life test. It was felt that a life test of 1000 hours was not sufficient to evaluate the long term life capability of these devices. To substantiate the above premise, contract NAS 8-25897 by NASA/Marshall Space Flight Center (MSFC) to perform a matrix of life tests extending to 6000 hours. The results of this long term test indicated that various life test techniques in conjunction with tight parameter drift control was necessary to predict and remove from the lot population, the devices which were most likely to fail in system equipment.

A series of burn-in configurations is necessary to stress the devices to display for recognition the various failure mechanisms.

These stresses include:

- A. High Temperature Storage: This screen should be performed as part of the environmental sequence and should not be used as a tool for parameter drift control.

5.0 CONCLUSION (continued)

B. "N"-Channel High Temperature Reverse Bias:

During this burn-in the maximum number of "N"-Channel transistors are stressed in a high temperature reverse bias mode of operation.

C. "P"-Channel High Temperature Reverse Bias:

During this burn-in the maximum number of "P"-Channel transistors are stressed in a high temperature reverse bias mode of operation.

D. Power Burn-In (PE): This screen stresses the input and output transistors by applying an A-C signal to the inputs.

The order in the series of applied stress is of significance since PE and temperature storage could mask the failure mechanisms revealed in the other stresses.

5.1 RECOMMENDATIONS

The following recommendations are based on the conclusions of the MSFC and ARC contracts.

5.1.1 QUALITY CONTROL

In process quality control should monitor the critical processing steps. Scanning Electron Microscope (SEM) analysis and tight precap visual inspection should be imposed to insure the manufacturing integrity of the devices.

5.1.2 RELIABILITY SCREENING

- A. Environmental stresses should be performed per MIL-STD-883, Method 5004. This will insure the mechanical integrity of the package. Any unit which fails these environments should be removed from the lot.
- B. Burn-in should be performed in a serial manner. The sequence should be:
 1. Read and Record Critical Electrical Parameters
 2. Stress Maximum Amount of "N" Channel Transistors
 3. Read and Record Critical Electrical Parameters
 4. Stress Maximum Amount of "P" Channel Transistors
 5. Read and Record Critical Electrical Parameters
 6. Power Burn-In (PE)
 7. Read and Record Critical Electrical Parameters

5.1.2 RELIABILITY SCREENING (continued)

C. Parameter Drift Screen: Prior to and after each burn-in described in "B" above, the leakage and output currents should be serially recorded by unit serial number. The allowable drift for the critical electrical parameters of "output" current and "input" current should be $\pm 10\%$ of the device limit.

5.1.3 RADIOGRAPHIC INSPECTION

After the reliability screening, radiographic inspection should be performed. The radiographic inspection will give a permanent record of the parts prior to use.

5.1.4 LOT ACCEPTANCE

A representative sample should periodically undergo lot acceptance testing to assure consistant manufacturing.

APPENDIX A

DEVICE BEHAVIOUR FOR THE CD4002

Reference
Figure 2, Page 9

- TABLE I - Group A - Cross Reference Index to ARC Contract and Device Behaviour
- TABLE II - Group B - Cross Reference Index to ARC Contract and Device Behaviour
- TABLE III - Group C - Cross Reference Index to ARC Contract and Device Behaviour
- TABLE IV - Group D - Cross Reference Index to ARC Contract and Device Behaviour

KEY TO TABLES I, II, III and IV

- A = Acceptable Units: These units conformed to the parametric and drift limits.
- L = Limit Rejects: These units were functional units but did not meet the manufacturer's limits.
- D = Drift Rejects: These units were rejected due to DCA drift criteria but were otherwise within manufacturer's specifications.
- X = Catastrophic unit and removed from test.

NEW S/N	ARC S/N	HISTORY				MSFC BI							
		RB	AMES QUAL			FB	RB	PE	BAKE				
			36	168	500				0	500	1000	2000	3000
N13303						A	A	A	A	A	A	A	A
N13304						A	A	A	A	A	A	A	A
N13305						A	A	D	D	D	D	D	D
N13306								L	D	D	D	D	D
N13307							L	D		D			
N13308						A	A	A	A	A	A	A	A
N13309	602	A	A	A	A	A	A	A	A	A	A	A	A
N13310	603	A	A	A	A	A	A	A	A	A	D	D	D
N13311	608	A	A	A	A	A	A	A	A	A	D	A	A
N13312	609	A	A	A	A	A	A	A	A	D	D	D	D
N13313	610	A	A	A	A	A	A	A	A	A	A	A	A
N13314	614	A	A	A	A	A	A	A	A	A	A	A	A
N13315	617	A	A	A	A	A	A	A	A	A	A	A	X
N13316	618	A	A	A	A	A	A	A	A	A	D	D	D
N13317	601	A		L			A	D			A	A	A
N13318	606	A	D	D	D	D	D	D	D	D	D	D	D
N13319	607	A	D	D	D			D	D	D	D	D	D
N13320	611	A	A	A	D	D	A	A	A	L	A	A	A
N13321	615	A	D	D	D	A	A	A	A	D	A	A	A
N13322	604	A	-	-	-	A	A		A		A	A	A
N13323	613		-	-	-	D	D	D	D		A	D	A
N13324	624	A	-	-	-	A	D	D	L		D	A	A
N13325	625		-	-	-				L		A	D	D
N13326	639	D	-	-	-	D	D	D			A	A	A
N13327	640	D	-	-	-	D	D	D	L		D	D	D
ACCEPTABLE		15	9	9	8	15	16	13	14	10	14	14	14
LIMIT REJECTS		2	1	1	1	5	4	3	6	8	1	1	1
DRIFT REJECTS		2	3	3	4	5	5	9	5	7	10	10	9
TOTAL		19	13	13	13	25	25	25	25	25	25	25	24

CD4002 Group A Device Behaviour
Table I - Appendix A

NEW S/N	ARC S/N	HISTORY				MSFC BI							
		RB	AMES QUAL				RB	PE	BAKE	FB			
		36	168	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13328			UNITS WITH NO KNOWN HISTORY				A	A	D	D	D	D	D
N13329							A	A	A	A	A	A	A
N13330							A	A	A	A	A	A	A
N13331							A	A	A	A	A	A	A
N13332							A	A	A	A	A	A	A
N13333							A	A	A	A	A	A	A
N13334	619	A	A	A	A	D	A	A	A	A	D	A	A
N13335	628	A	A	A	A	A	A	A	A	A	A	A	A
N13336	642	A	A	A	A	A	A	A	A	A	A	A	A
N13337	643	A	A	A	A	A	A	A	A	A	A	A	A
N13338	645	A	A	A	A	A	A	A	D	A	D	A	A
N13339	648	A	A	A	A	A	A	A	A	A	A	A	A
N13340	651	A	A	A	A	A	A	A	A	D	D	D	D
N13341	654	A	A	A	A	A	A	A	A	A	A	A	A
N13342	620	L	L	L	L	L	D	L	L	A	L	A	L
N13343	622	A	A	D	D	A	A	A	D	A	A	A	A
N13344	631	A	A	A	A	A	D	A	A	A	A	A	A
N13345	633	A	D	D	A	L	A	A	A	A	A	A	A
N13346	646	A	A	D	L	D	A	D	L	D	L	A	D
N13347	681	D	-	-	-	D	A	A	A	A	A	A	A
N13348	635	L	-	-	-	L	X						
N13349	641	L	-	-	-	L	L	L	L	L	L	D	L
N13350	644	L	-	-	-	L	L	L	L	A	L	L	L
N13351	649	L	-	-	-	D	L	L	A	D	A	A	A
N13352	652	D	-	-	-	A	A	A	A	A	D	A	A
ACCEPTABLE	12	11	9	10	15	19	18	16	20	14	20	18	
LIMIT REJECTS	5	1	1	2	4	2	4	5	1	4	1	3	
DRIFT REJECTS	2	1	3	1	6	3	2	3	3	6	3	3	
TOTAL		19	13	13	13	25	24	24	24	24	24	24	24

CD4002 Group B Device Behaviour
Table II - Appendix A

NEW S/N	ARC S/N	HISTORY				MSFC BI							
		RB		AMES QUAL		PE		BAKE	FB	RB			
		36	169	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13353						A	A	A	A	A	A	A	A
N13354						A	A	A	A	A	A	A	A
N13355						A	A	A	A	A	A	A	A
N13356						A	A	A	A	A	A	A	A
N13357						A	A	A	A	A	A	A	A
N13358						A	A	L	L	L	L	L	L
N13359	661	A	A	A	A	A	A	A	A	D	D	D	D
N13360	664	A	A	A	A	A	A	A	A	D	D	D	D
N13361	667	A	A	A	A	A	A	A	A	D	D	D	D
N13362	670	A	A	A	A	A	D	D	D	L	D	D	D
N13363	671	A	A	A	A	X							
N13364	672	A	A	A	A								
N13365	674	A	A	A	A	A	A	A	A	A	A	A	A
N13366	675	A	A	A	A	A	L	A	A	A	A	A	A
N13367	677	A	A	A	A	A	A	A	A	A	A	A	A
N13368	647	D	D	D	D	D	D	D	D	D	L	L	L
N13369	650	A	L	D	A	A	A	A	A	D	A	A	A
N13370	656	A	A	A	D	A	A	A	A	D	D	B	D
N13371	657	A	A	D	L	D	D	B	A	L	D	A	A
N13372	659	A	A	A	D	A	A	A	A	D	A	A	A
N13373	653	D	-	-	-	D	D	D	D	D	L	L	L
N13374	655	A	-	-	-	A	A	A	A	D	X		
N13375	658	L	-	-	-	A	A	A	D	A	A	A	A
N13376	660	D	-	-	-	D	D	A	A	L	L	L	L
N13377	663	L	-	-	-	L	L	D	D	D	X		
ACCEPTABLE		14	12	11	10	18	16	17	17	12	11	12	12
LIMIT REJECTS		2	1			1	1	2	1	1	4	4	4
DRIFT REJECTS		3	1	3	3	4	5	5	5	7	6	5	5
TOTAL		19	14	14	14	23	23	23	23	23	21	21	21

CD4002 Group C Device Behaviour
Table III - Appendix A

NEW S/N	ARC S/N	HISTORY				MSFC BI							
		RB	AMES QUAL				BAKE		FB	RB	PE		
		36	168	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13378						A	D	D	D	D	D	D	D
N13379						A	D	D	D	A	D	A	D
N13380		UNITS WITH NO KNOWN HISTORY				A	A	L	A	A	A	A	A
N13381						A	A	A	A	A	A	A	A
N13382													
N13383						A	D	D	D	D	D	D	D
N13384						A	A	A	A	A	A	A	A
N13385	679	A	A	A	A	A	A	A	A	A	A	A	A
N13386	680	A	A	A	A	A	A	A	A	A	A	A	A
N13387	682	A	A	A	A	A	A	A	A	A	A	A	A
N13388	683	A	A	A	A	A	A	A	A	A	A	A	A
N13389	684	D	A	A	A	A	A	A	A	D	D	D	D
N13390	688	A	A	A	A	A	A	A	A	A	A	A	A
N13391	689	A	A	A	A	A	A	A	A	A	A	A	A
N13392	690	A	A	A	A	A	A	A	A	A	A	A	A
N13393	662	A	L	L	L	D	A	A	A	D	D	D	D
N13394	666	A	D	L	L	D	A	A	A	A	A	A	A
N13395	668	A	D	D	D	D	D	D	D	D	D	D	D
N13396	685	D	D	D	D	X							
N13397	637	A	A	A	A	A	A	A	A	A	A	A	A
N13398	665	L	-	-	-	L	D	A	A	D	A	A	A
N13399	669	L	-	-	-	A	A	A	A	D	D	A	A
N13400	673	A	-	-	-	A	A	A	A	A	A	A	A
N13401	676	L	-	-	-	L	D	A	A	A	A	A	A
N13402	678	D	-	-	-	D	A	A	A	A	A	A	A
ACCEPTABLE		12	9	9	9	17	17	18	19	16	16	18	17
LIMIT REJECTS		3	1	2	2	2		1					
DRIFT REJECTS		3	3	2	2	4	6	4	4	7	7	5	6
TOTAL		18	13	13	13	23	23	23	23	23	23	23	23

CD4002 Group D Device Behaviour
Table IV - Appendix A



APPENDIX B

DEVICE BEHAVIOUR FOR THE CD4003

- | | |
|-----------|--|
| TABLE I | - Group A - Cross Reference Index to ARC Contract and Device Behaviour |
| TABLE II | - Group B - Cross Reference Index to ARC Contract and Device Behaviour |
| TABLE III | - Group C - Cross Reference Index to ARC Contract and Device Behaviour |
| TABLE IV | - Group D - Cross Reference Index to ARC Contract and Device Behaviour |

KEY TO TABLES I, II, III and IV

A = Acceptable Units: These units conformed to the parametric and drift limits.

L = Limit Rejects: These units were functional units but did not meet the manufacturer's limits.

D = Drift Rejects: These units were rejected due to DCA drift criteria but were otherwise within manufacturer's specifications.

X = Catastrophic unit and removed from test.

NEW S/N	ARC S/N	HISTORY					MSFC BI						
		RB		AMES QUAL			FB		RB	PE	BAKE		
		36	168	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13405	9	A	A	A	A	A	A	A	A	A	A	A	A
N13406	10	A	A	A	A	A	A	A	A	A	A	A	A
N13407	11	A	A	A	A	A	A	A	A	A	A	A	A
N13408	13	A	A	A	A	A	A	A	A	A	A	A	A
N13409	15	A	A	A	A	A	A	A	A	A	A	A	A
N13410	18	A	A	A	A	A	A	A	A	A	A	A	A
N13411	19	A	A	A	A	A	A	A	A	A	A	A	A
N13412	21	A	A	A	A	A	A	A	A	A	A	A	A
N13413	23	A	A	A	A	A	A	A	A	A	A	A	A
N13414	24	A	A	A	A	A	A	A	A	A	A	A	A
N13415	8	A	D	D	A	A	A	A	A	A	A	A	A
N13416	12	D	A	A	A	A	A	A	A	A	A	A	A
N13417	17	A	D	A	A	A	A	A	A	A	A	A	A
N13418	22	A	A	D	D	A	A	A	A	A	A	A	A
N13419	30	A	D	D	D	D	D	D	D	D	D	D	D
N13420	31	A	A	D	D	D	A	A	A	A	A	A	A
N13421	32	A	A	A	A	A	A	A	A	A	A	A	A
N13422	3	L	-	-	-	A	A	A	L	L	L	L	A
N13423	4	D	D	D	D	A	A	A	A	A	A	A	A
N13424	20	D	-	-	-	D	D	A	D	D	A	A	A
N13425	25	A	-	-	-	A	A	A	D	D	A	A	A
N13426	26	D	-	-	-	D	A	A	D	D	D	D	D
ACCEPTABLE		17	14	13	14	18	20	21	17	17	19	19	20
LIMIT REJECTS		1							1	1	1	1	1
DRIFT REJECTS		4	4	5	4	4	2	1	4	4	2	2	2
TOTAL		22	18	18	18	22	22	22	22	22	22	22	22

CD4003 Group A Device Behaviour
Table 1 - Appendix B

NEW S/N	ARC S/N	HISTORY						MSFC BI					
		RB		AMES QUAL		RB		PE		BAKE		FB	
		36	168	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13427	28	A	A	A	A	A	A	D	D	D	D	D	D
N13428	29	A	A	A	A	A	A	A	A	A	A	A	A
N13429	35	A	A	A	A	A	A	A	A	L	L	L	L
N13430	36	A	A	A	A	A	A	A	A	D	D	D	D
N13431	37	A	A	A	A	A	A	A	A	D	A	D	
N13432	38	A	A	A	A	A	A	A	A	D	D	D	D
N13433	39	A	A	A	A	A	A	A	A	D	D	D	D
N13434	40	A	A	A	A	A	A	A	A	A	A	A	A
N13435	41	A	A	A	A	A	A	A	A	A	A	A	A
N13436	42	A	A	A	A	A	A	A	A	A	A	A	A
N13437	34	A	A	A	D	A	D	D	A	A	X		
N13438	47	A	D	D	D	A	A	A	A	D	A	D	
N13439	48	A	D	A	A	A	A	A	A	A	A	A	A
N13440	49	A	D	A	A	A	A	A	A	A	A	A	A
N13441	52	A	D	A	A	A	A	A	A	A	A	A	A
N13442	53	A	D	D	D	A	D	D	D	D	D	D	D
N13443	54	A	D	D	D	A	A	A	A	D	A	D	
N13444	27	D	-	-	-	A	D	D	D	D	D	D	D
N13445	33	D	-	-	-	D	D	D	D	D	D	D	D
N13446	45	A	-	-	-	A	A	A	A	D	D	D	D
N13447	50	D	-	-	-	D	D	D	D	D	D	D	D
N13448	51	A	-	-	-	A	A	A	A	D	D	D	D
ACCEPTABLE		19	11	14	13	20	17	16	17	17	7	10	7
LIMIT REJECTS											1	1	1
DRIFT REJECTS		3	6	3	4	2	5	6	5	5	13	10	13
TOTAL		22	17	17	17	22	22	22	22	22	21	21	21

CD4003 Group B Device Behaviour
Table II - Appendix B

NEW S/N	ARC S/N	HISTORY					MSFC BI					
		RB	AMES QUAL				PE	BAKE	FB	RB		
			36	168	500	1000				5000	4000	5000
N13449	43	A	A	A	A	A	A	A	A	A	A	A
N13450	44	A	A	A	A	A	A	A	A	A	A	A
N13451	46	A	A	A	A	A	A	A	A	A	A	A
N13452	56	A	A	A	A	A	A	A	A	A	A	A
N13453	58	A	A	A	A	A	A	A	A	A	A	A
N13454	67	A	A	A	A	A	A	A	A	A	A	A
N13455	72	A	A	A	A	A	A	A	D	A	A	A
N13456	74	A	A	A	A	A	L	A	A	A	A	A
N13457	75	A	A	A	A	L	L	X				
N13458	76	A	A	A	A	A	A	A	A	A	X	
N13459	55	A	D	A	A	A	A	A	A	A	A	A
N13460	59	A	D	D	D	A	A	A	D	A	A	A
N13461	62	A	D	D	D	A	A	A	D	A	A	A
N13462	63	A	D	A	A	A	A	A	A	A	A	A
N13463	64	A	D	D	D	A	A	D	D	A	A	A
N13464	65	A	D	D	D	A	A	A	D	A	A	A
N13465	68	A	D	A	A	A	A	A	A	A	A	A
N13466	69	A	D	D	D	A	A	A	D	A	A	A
N13467	57	D	-	-	-	A	A	A	X			
N13468	60	D	-	-	-	D	A	A	D	A	A	A
N13469	61	D	-	-	-	L	D	D	D	D	D	D
N13470	78	D	-	-	-	D	D	A	D	D	D	D
ACCEPTABLE		18	10	13	13	17	18	18	18	11	18	17
LIMIT REJECTS							2	2	2			
DRIFT REJECTS		4	8	5	5	3	2	2	2	9	2	2
TOTAL		22	18	18	18	22	22	22	20	20	20	19

CD4003 Group C Device Behaviour
Table III - Appendix B

NEW S/N	ARC S/N	HISTORY				MSFC BI							
		RB	AMES QUAL			BAKE			FB	RB	PE		
		36	168	500	1000	0	500	1000	2000	3000	4000	5000	6000
N13471	77	A	A	A	A	A	A	A	A	A	A	A	A
N13472	79	A	A	A	A	A	A	A	A	A	A	A	A
N13473	80	A	A	A	A	A	A	A	D	A	A	A	A
N13474	81	A	A	A	A	A	A	A	A	A	A	A	A
N13475	82	A	A	A	A	A	A	A	D	A	A	A	A
N13476	86	A	A	A	A	A	A	A	D	D	D	D	D
N13477	87	A	A	A	A	A	A	A	D	A	A	A	A
N13478	93	D	A	A	A	A	A	A	D	D	D	D	D
N13479	94	A	A	A	A	A	A	A	A	A	A	A	A
N13480	95	A	A	A	A	A	A	A	A	A	D	A	A
N13481	96	A	A	A	A	A	A	A	D	D	D	D	D
N13482	70	A	D	A	D	A	A	A	A	A	A	A	A
N13483	71	A	D	D	D	D	D	D	D	D	D	D	D
N13484	73	A	P	A	D	A	A	A	D	D	A	A	A
N13485	89	A	D	A	A	A	L	L	L	L	L	L	L
N13486	90	D	D	D	D	D	D	L	D	D	D	D	D
N13487	91	D	A	D	A	A	A	A	A	A	A	A	A
N13488	100	D	D	D	D	L	L	L	D	D	D	D	D
N13489	83	D	-	-	-	D	A	A	D	A	A	A	A
N13490	84	D	-	-	-	A	A	A	A	A	A	A	A
N13491	85	D	-	-	-	D	A	A	D	D	D	A	D
N13492	99	D	-	-	-	A	A	A	D	A	A	A	A
ACCEPTABLE		14	12	14	13	17	18	18	8	13	13	15	14
LIMIT REJECTS						1	2	3	1	1	1	1	1
DRIFT REJECTS		8	6	4	5	4	2	1	13	8	8	6	7
TOTAL		22	18	18	18	22	22	22	22	22	22	22	22

CD4003 Group D Device Behaviour
Table IV - Appendix B



APPENDIX C

APPENDIX C-1

CD4002 Limits and Drift

APPENDIX C-2

CD4003 Limits and Drift

APPENDIX C-3

CD4002 Pin Matrix

APPENDIX C-4

CD4003 Pin Matrix

APPENDIX C-1

TABLE 1 - CD4002

(Dual Four Input Gate)

<u>DATA FIELD</u>	<u>PARAMETER</u>	<u>SYMBOL</u>	<u>TEST COND.¹</u>	<u>MFG. LIMITS</u>	<u>UNITS</u>	<u>ALLOWABLE DRIFT</u>
1-8	"0" Output Voltage	V _{OUT} "0"	V _{IN} = 10V	0.01	Volts	.005V
9-10	"1" Output Voltage	V _{OUT} "1"	V _{IN} = 0V	9.99	Volts	.005V
11-18	"1" Level Threshold Drain Current	I _{th} "1" (I ₁₇)	V _{IN} to anyone Input = 9.0V	10.0	uA	0.1 uA
19-20	"0" Level Threshold Drain Current	I _{th} "0" (I ₀₇)	All Inputs = 1.0V	10.0	uA	0.1 uA
21-28	Noise Margin	V _{NM}	V _{IN} = V _{OUT}	3.3 - 6.7	Volts	5%
29	Quiescent Device Dissipation	PT	All Inputs = 0V	100	nA	10 nA
30-37	Quiescent Device Dissipation	PT	V _{IN} to anyone Input = 10V	100	nA	10 nA
38-39	Drain to Source Current	IDS ₁₄	V _{GS} = 10V V _{DS} = 3.8V	1.3	mA	5%
40-41	Drain to Source Current	IDS ₁₄	V _{GS} = 10V V _{DS} = 3.0V	.25	mA	5%
42-49	Drain to Source Current	IDS 7	V _{GS} = 10V V _{DS} = 3.0V	2.0	mA	5%
50-57	Drain to Source Current	IDS 7	V _{GS} = 10V V _{DS} = 0.5V	.70	mA	5%

¹Static electrical characteristic, at T_A = 25°C, V_{DD} 10V, V_{SS} 0V. All unused inputs at ground.

APPENDIX C-2

TABLE 2 - CD4003

(Dual D-Type Flip Flop)

<u>DATA FIELD</u>	<u>PARAMETER</u>	<u>SYMBOL</u>	<u>TEST COND.</u>	<u>MFG. LIMITS</u>		<u>ALLOWABLE DRIFT</u>
				<u>MIN.</u>	<u>MAX.</u>	<u>UNITS</u>
1-2	"0" Output Voltage	VO 1	Reset=+10V	.01		Volts 5 mV
3-4	"1" Output Voltage	VI 2	Reset=+10V	9.99		Volts 5 mV
5-6	Quiescent Device Dissipation per Pkg.	PT	VIN= 0 VIN=10V	2.0		uA 5 nA
7-8	Output Drive Capability	IDS "P"	$V_{GS}=10V$ $V_{DS}=-3.8V$	-1.3		mA 5%
9-10	Output Drive Capability	IDS "P"	$V_{GS}=10V$ $V_{DS}=-0.5V$	-0.15		mA 5%
11-12	Output Drive Capability	IDS "N"	$V_{GS}=10V$ $V_{DS} = 3V$	2.0		mA 5%
13-14	Output Drive Capability	IDS "N"	$V_{GS}=10V$ $V_{DS}=0.5V$	0.7		mA 5%
15-16	Threshold Voltage Reset line going "HIGH"	Vth	$V_{DD} = 6V$	1.4	4.5	Volts 10%
17-18	Threshold Voltage Reser line going "HIGH"	Vth	$V_{DD} = 14V$	5.6	9.7	Volts 5%

APPENDIX C-2

TABLE 2 - CD4003

(DUAL D-TYPE FLIP FLOP)

(CONT)

<u>DATA FIELD</u>	<u>PARAMETER</u>	<u>SYMBOL</u>	<u>TEST COND.</u>	<u>MFG. LIMITS</u> <u>MIN. MAX.</u>	<u>UNITS</u>	<u>ALLOWABLE DRIFT</u>
19-20	Threshold Voltage Data Line going "LOW"	V _{th}	V _{DD} =6V	1.4 4.5	Volts	10%
21-22	Threshold Voltage Data Line going "LOW"	V _{th}	V _{DD} =14V	5.6 9.7	Volts	5%
23-24	Threshold Voltage Data Line going "HIGH"	V _{th}	V _{DD} =6V	1.4 4.5	Volts	10%
25-26	Threshold Voltage Data Line going "HIGH"	V _{th}	V _{DD} =14V	5.6 9.7	Volts	5%
27-28	Threshold Voltage Clock line going "LOW"	V _{th}	V _{DD} =6V	1.4 4.5	Volts	10%
29-30	Threshold Voltage Clock line going "LOW"	V _{th}	D _{DD} =14V	5.6 9.7	Volts	5%
31-32	Threshold Voltage Clock line going "LOW"	V _{th}	V _{DD} =6V	1.4 4.5	Volts	10%
33-34	Threshold Voltage Clock line going "LOW"	V _{th}	D _{DD} =14V	5.6 9.7	Volts	5%
35-36	Threshold Voltage Clock line going "HIGH"	V _{th}	V _{DD} =6V (master)	1.4 4.5	Volts	10%
37-38	Threshold Voltage Clock line going "LOW"	V _{th}	D _{DD} =14V (master)	5.6 9.7	Volts	5%

APPENDIX C-2

TABLE 2 - CD4003

(Dual D-Type Flip Flop)

(CONT)

<u>DATA FIELD</u>	<u>PARAMETER</u>	<u>SYMBOL</u>	<u>TEST COND.</u>	<u>MFG. LIMITS</u>		<u>ALLOWABLE DRIFT</u>
				<u>MIN. MAX.</u>	<u>UNITS</u>	
39-40	Threshold Voltage Clock line going "HIGH" V _{th}		V _{DD} =6V(Slave)	1.4 4.5	Volts	10%
41-42	Threshold Voltage Clock line going "LOW" V _{th}		V _{DD} =14V(Slave)	5.6 9.7	Volts	5%

TEST NO	TEST	SENSE	TEST CONDITIONS														TEST LIMITS	
			PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX
1	Vo	1		10 V	GND	GND	GND		GND		GND	GND	CND	GND		10 V		10 mV
2	Vo	1		GND	10 V	GND	GND		GND		GND	GND	GND	GND		10 V		10 mV
3	Vo	1		GND	GND	10 V	GND		GND		GND	GND	GND	GND		10 V		10 mV
4	Vo	1		GND	GND	GND	10 V		GND		GND	GND	GND	GND		10 V		10 mV
5	Vo	13		GND	GND	GND	GND		GND		10V	GND	GND	GND		10 V		10 mV
6	Vo	13		GND	GND	GND	GND		GND		GND	10V	GND	GND		10 V		10 mV
7	Vo	13		GND	GND	GND	GND		GND		GND	GND	10V	GND		10 V		10 mV
8	Vo	13		GND	GND	GND	GND		GND		GND	GND	GND	10V		10 V		10 mV
9	V ₁	1		GND	GND	GND	GND		GND		GND	GND	GND	GND		10 V		10 mV
10	V ₁	13		GND	GND	GND	GND		GND		GND	GND	GND	GND		10 V		10 mV
11	I ₁	7		9 V	GND	GND	GND		GND		GND	GND	GND	GND		10 V		10 mV
12	I ₁	7		GND	9 V	GND	GND		GND		GND	GND	GND	GND		10 V		10 uA
13	I ₁	7		GND	GND	9 V	GND		GND		GND	GND	GND	GND		10 V		10 uA
14	I ₁	7		GND	GND	GND	9 V		GND		GND	GND	GND	GND		10 V		10 uA
15	I ₁	7		GND	GND	GND	GND		GND		9 V	GND	GND	GND		10 V		10 uA
16	I ₁	7		GND	GND	GND	GND		GND		GND	9 V	GND	GND		10 V		10 uA
17	I ₁	7		GND	GND	GND	GND		GND		GND	GND	9 V	GND		10 V		10 uA
18	I ₁	7		GND	GND	GND	GND		GND		GND	GND	GND	9 V		10 V		10 uA
19	I ₀	7		1 V	1 V	1 V	1 V		GND		GND	GND	GND	GND		10 V		10 uA
20	I ₀	7		GND	GND	GND	GND		GND		1 V	1 V	1 V	1 V		10 V		10 uA
21																		
22																		
23																		
24																		

(1) Measure with ref. to pin #14.

(2) 100 KΩ resistor ext. 4-3 to ext. 5-3.

TEST NO	TEST	SENSE	TEST CONDITIONS														TEST LIMITS		
			PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX	
1	V NM	1	R1	R1	GND	GND			GND		GND	GND	GND	GND			10 V	3.3V	6.7V
2	V NM	1	R1	GND	R1	GND	GND		GND		GND	GND	GND	GND			10 V	3.3V	6.7V
3	V NM	1	R1	GND	GND	R1	GND		GND		GND	GND	GND	GND			10 V	3.3V	6.7V
4	V NM	1	R1	GND	GND	GND	R1		GND		GND	GND	GND	GND			10 V	3.3V	6.7V
5	V NM	13		GND	GND	GND	GND		GND		R1	GND	GND	GND	R1		10 V	3.3V	6.7V
6	V NM	13		GND	GND	GND	GND		GND		GND	R1	GND	GND	R1		10 V	3.3V	6.7V
7	V NM	13		GND	GND	GND	GND		GND		GND	GND	R1	GND	R1		10 V	3.3V	6.7V
8	V NM	13		GND	GND	GND	GND		GND		GND	GND	R1	R1	R1		10 V	3.3V	6.7V
9	PT	*		GND	GND	GND	GND		GND		GND	GND	GND	GND			10 V		100 nA
10	PT	*		10 V	GND	GND	GND		GND		GND	GND	GND	GND			10 V		100nA
11	PT	*		GND	10 V	GND	GND		GND		GND	GND	GND	GND			10 V		100nA
12	PT	*		GND	GND	10 V	GND		GND		GND	GND	GND	GND			10 V		100nA
13	PT	*		GND	GND	GND	10 V		GND		GND	GND	GND	GND			10 V		100nA
14	PT	*		GND	GND	GND	GND		GND		10 V	GND	GND	GND			10 V		100nA
15	PT	*		GND	GND	GND	GND		GND		GND	10 V	GND	GND			10 V		100nA
16	PT	*		GND	GND	GND	GND		GND		GND	GND	10 V	GND			10 V		100nA
17	PT	*		GND	GND	GND	GND		GND		GND	GND	GND	10 V			10 V		100nA
18																			
19																			
20																			
21																			
22																			
23																			
24																			

(1) Measure with ref. to pin #14

(2) R1 is a 100 K ohm resistor ext. 4-3 to ext. 5-3.

* See page 2A of 3

TEST NO.	TEST	SENSE.
9	PT	2,3,4, 5, 7, 9, 10, 11, 12,
10	PT	3, 4, 5, 7, 9, 10, 11, 12
11	PT	2, 4, 5, 7, 9, 10, 11, 12
12	PT	2, 3, 5, 7, 9, 10, 11, 12
13	PT	2, 3, 4, 7, 9, 10, 11, 12
14	PT	2, 3, 4, 5, 7, 10, 11, 12
15	PT	2, 3, 4, 5, 7, 9, 11, 12
16	PT	2, 3, 4, 5, 7, 9, 10, 12
17	PT	2, 3, 4, 5, 7, 9, 10 , 11

		TEST CONDITIONS														TEST LIMITS		
TEST NO.	TEST	SENSE	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX
1	I_{DS}	14	-3.8V	-10V	-10V	-10V	-10V		-10V		-10V	-10V	-10V	-10V	GND		-1.3mA	
2	I_{DS}	14		-10V	-10V	-10V	-10V		-10V		-10V	-10V	-10V	-10V	GND		-1.3mA	
3	I_{DS}	14	-0.5V	-10V	-10V	-10V	-10V		-10V		-10V	-10V	-10V	-10V	GND		-0.25mA	
4	I_{DS}	14		-10V	-10V	-10V	-10V		-10V		-10V	-10V	-10V	-10V	-0.5V	GND	-0.25mA	
5	I_{DS}	7	3.0V	10V	GND	GND	GND		GND		GND	GND	GND	GND		10 V	2 mA	
6	I_{DS}	7	3.0V	GND	10 V	GND	GND		GND		GND	GND	GND	GND		10 V	2 mA	
7	I_{DS}	7	3.0V	GND	GND	10 V	GND		GND		GND	GND	GND	GND		10 V	2 mA	
8	I_{DS}	7	3.0V	GND	GND	GND	10 V		GND		GND	GND	GND	GND		10 V	2 mA	
9	I_{DS}	7		GND	GND	GND	GND		GND		10 V	GND	GND	GND	3.0V	10 V	2 mA	
10	I_{DS}	7		GND	GND	GND	GND		GND		GND	10 V	GND	GND	3.0V	10 V	2 mA	
11	I_{DS}	7		GND	GND	GND	GND		GND		GND	GND	10 V	GND	3.0V	10 V	2 mA	
12	I_{DS}	7		GND	GND	GND	GND		GND		GND	GND	GND	10V	3.0V	10 V	2 mA	
13	I_{DS}	7	0.5V	10 V	GND	GND	GND		GND		GND	GND	GND	GND		10 V	0.7mA	
14	I_{DS}	7	0.5V	GND	10 V	GND	GND		GND		GND	GND	GND	GND		10 V	0.7mA	
15	I_{DS}	7	0.5V	GND	GND	10 V	GND		GND		GND	GND	GND	GND		10 V	0.7mA	
16	I_{DS}	7	0.5V	GND	GND	GND	10 V		GND		GND	GND	GND	GND		10 V	0.7mA	
17	I_{DS}	7		GND	GND	GND	GND		GND		10 V	GND	GND	GND	0.5V	10 V	0.7mA	
18	I_{DS}	7		GND	GND	GND	GND		GND		GND	10 V	GND	GND	0.5V	10 V	0.7mA	
19	I_{DS}	7		GND	GND	GND	GND		GND		GND	GND	10 V	GND	0.5V	10 V	0.7mA	
20	I_{DS}	7		GND	GND	GND	GND		GND		GND	GND	GND	10 V	0.5V	10 V	0.7mA	
21																		
22																		
23																		
24																		

(1) Measure with ref. to pin #14.

(2) 100 K Ω resistor ext. 4-3 to ext. 5-3.

			TEST CONDITIONS														TEST LIMITS	
TEST NO	TEST	SENSE	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX
1	V ₀	1			GND	10 V	GND		GND		GND	GND	GND				10V	10 mV
2	V ₀	13			GND	GND	GND		GND		GND	10 V	GND				10V	10 mV
3	V ₁	2			GND	10 V	GND		GND		GND	GND	GND				10V	10 mV
4	V ₁	12			GND	GND	GND		GND		GND	10 V	GND				10V	10 mV
5	PT	*			GND	GND	GND		GND		GND	GND	GND				10V	2uA
6	PT	7			10 V	10 V	10 V		GND		10 V	10 V	10 V				10V	2 uA
7	I _{DSP}	1	-3.8V	-10V	-10V	-10V	-10V		-10V		-10 V	-10 V	-10 V				GND	-1.3mA
8	I _{DSP}	13		-10V	-10 V	-10V	-10V		-10V		-10 V	-10 V	-10 V	-10 V	-3.8V	GND	-1.3mA	
9	I _{DSP}	1	-0.5V	-10V	-10 V	-10V	-10V		-10V		-10 V	-10 V	-10 V				GND	-0.15mA
10	I _{DSP}	13		-10V	-10 V	-10V	-10V		-10V		-10 V	-10 V	-10 V	-10V	-0.5V	GND	-0.15mA	
11	I _{DSN}	1	3.0V	10V	GND	GND	GND		GND		GND	GND	GND				10 V	2.0mA
12	I _{DSN}	13		GND	GND	GND	GND		GND		GND	GND	GND	10 V	3.0V	10 V	2.0mA	
13	I _{DSN}	1	0.5V	GND	GND	GND	GND		GND		GND	GND	GND				10 V	0.7mA
14	I _{DSN}	13		GND	GND	GND	GND		GND		GND	GND	GND	10 V	0.5V	10 V	0.7mA	
15																		
16																		
17																		
18																		
19																		
20																		
21																		
22																		
23																		
24																		

(1) Measure with ref. to pin # 14.

* Pin #5- Sense, #3,4,5,7, 9, 10, 11

			TEST CONDITIONS														TEST LIMITS	
TEST NO	TEST	SENSE	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX
1	V_{TH}	4		DET	MOM	+Rmp	6 V		GND		GND	GND					6 V	1.4V 4.5V
2	V_{TH}	10			GND	GND	GND		GND		6 V	+Rmp	MOM	DET			6 V	1.4V 4.5V
3	V_{TH}	4		DET	MOM	+Rmp	14 V		GND		GND	GND	GND				14V 5.6V 9.7V	
4	V_{TH}	10			GND	GND	GND		GND		14V	+Rmp	MOM	DET			14V	5.6V 9.7V
5	V_{TH}	5		DET	CLOCK	GND	-Rmp		GND		GND	GND	GND				6V	1.4V 4.5V
6	V_{TH}	9			GND	GND	GND		GND		-Rmp	GND	CLOCK	DET			6V	1.4V 4.5V
7	V_{TH}	5		DET	CLOCK	GND	-Rmp		GND		GND	GND	GND				14V 5.6V 9.7V	
8	V_{TH}	9			GND	GND	GND		GND		-Rmp	GND	CLOCK	DET			14V 5.6V 9.7V	
9	V_{TH}	5	DET		CLOCK	GND	+Rmp		GND		GND	GND	GND				6V	1.4V 4.5V
10	V_{TH}	9			GND	GND	GND		GND		+Rmp	GND	CLOCK	DET			14V 5.6V 9.7V	
11	V_{TH}	5	DET		CLOCK	GND	+Rmp		GND		GND	GND	GND				6V	1.4V 4.5V
12	V_{TH}	9			GND	GND	GND		GND		+Rmp	GND	CLOCK	DET			14V 5.6V 9.7V	
13	V_{TH}	3		DET	-Rmp	GND	MOM		GND		GND	GND	GND				6V	1.4V 4.5V
14	V_{TH}	11			GND	GND	GND		GND		MOM	GND	-Rmp	DET			6V	1.4V 4.5V
15	V_{TH}	3		DET	-Rmp	GND	MOM		GND		GND	GND	GND				14V 5.6 V 9.7V	
16	V_{TH}	11			GND	GND	GND		GND		MOM	GND	-Rmp	DET			14V 5.6V 9.7V	
17	V_{TH}	3	DET		-Rmp	GND	MOM		GND		GND	GND	GND				6V	1.4V 4.5V
18	V_{TH}	11			GND	GND	GND		GND		MOM	GND	-Rmp	DET			14V 5.6V 9.7V	
19	V_{TH}	3	DET		-Rmp	GND	MOM		GND		GND	GND	GND				6V	1.4V 4.5V
20	V_{TH}	11			GND	GND	GND		GND		MOM	GND	-Rmp	DET			14V 5.6V 9.7V	
21																		
22																		
23																		
24																		

		TEST CONDITIONS														TEST LIMITS		
TEST NO	TEST	SENSE	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 12	PIN 13	PIN 14	MIN	MAX
1	V_{TH}	3		DET	+Rmp	GND	MOM		GND		GND	GND	GND			6 V	1.4V	4.5V
2	V_{TH}	11			GND	GND	GND		GND		MOM	GND	+Rmp	DET		6 V	1.4V	4.5V
3	V_{TH}	3		DET	+Rmp	GND	MOM		GND		GND	GND	GND			14V	5.6V	9.7V
4	V_{TH}	11			GND	GND	GND		GND		MOM	GND	+Rmp	DET		14 V	5.6V	9.7V
5	V_{TH}	3	DET		+Rmp	GND	MOM		GND		GND	GND	GND			6 V	1.4V	4.5V
6	V_{TH}	11			GND	GND	GND		GND		MOM	GND	+Rmp		DET	6 V	1.4V	4.5V
7	V_{TH}	3	DET		+Rmp	GND	MOM		GND		GND	GND	GND			14 V	5.6V	9.7V
8	V_{TH}	11			GND	GND	GND		GND		MOM	GND	+Rmp		DET	14 V	5.6V	9.7V
9																		
10																		
11																		
12																		
13																		
14																		
15																		
16																		
17																		
18																		
19																		
20																		
21																		
22																		
23																		
24																		



APPENDIX D

CD4002 DATA GRAPHS

The acceptable data is presented in graphical form. The axis for the graph has time in hours vs the parameter unit of measure.


The graphs of this appendix are a representative sample of each parameter and displays the minimum, mean and maximum value in centile form.

CD 4002


UNITS mA

PARAMETER:--- VNM Noise Margin
SYMBOL:----- VNM
CONDITIONS:--- $V_{IN} = V_{out}$
LIMITS:----- 3.3 to 6.7 Volts
NUMBER:----- 1


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS mA

PARAMETER:--- Drain to Source Current
 SYMBOL:----- IDS14
 CONDITIONS:--- V_{gs} = 10V, V_{ds} = 3.8V
 LIMITS:----- 1.3 mA
 NUMBER:----- 2


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS mA

PARAMETER: --- Drain to Source Current
 SYMBOL: ----- IDS14
 CONDITIONS: --- V_{gs} = 10V, V_{ds} = 3.0V
 LIMITS: ----- .25mA
 NUMBER: ----- 3


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS mA

PARAMETER:--- Drain to Source Current
 SYMBOL:----- IDS7
 CONDITIONS:--- V_{gs} = 10V, V_{ds} = 3.0V
 LIMITS:----- 2.0mA
 NUMBER:----- 4


GROUP A




GROUP B



GROUP C



GROUP D




CD4002


UNITS mA

PARAMETER: --- Drain to Source Current
 SYMBOL: ----- IDS7
 CONDITIONS: --- V_{gs} = 10V, V_{ds} 0.5V
 LIMITS: ----- 0.7mA
 NUMBER: ----- 5


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS uA

PARAMETER:--- Threshold Drain Current
 SYMBOL:----- I_{th} (1)
 CONDITIONS:-- VDD=10V, VLN to any one input = 9V
 LIMITS:----- 10mA
 NUMBER:----- 6


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS %

PARAMETER:-- Drain to Source Current
 SYMBOL:---- IDS7
 CONDITIONS:-- Vgs = 10V, Vds = 3.0V
 LIMITS:----- 2.0mA
 NUMBER:----- 9


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS %

PARAMETER:-- Drain to Source Current
 SYMBOL:---- IDS7
 CONDITIONS:-- V_{gs} = 10V, V_{ds} 0.5V
 LIMITS:---- 0.7mA
 NUMBER:---- 10


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS %

PARAMETER: Drain to Source Current
SYMBOL: IDS14
CONDITIONS: V_{gs} = 10V, V_{ds} = 3.0V
LIMITS: .25mA
NUMBER: 11


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS %

PARAMETER:-- Drain to Source Current
 SYMBOL:---- IDS14
 CONDITIONS:-- V_{gs} = 10V, V_{ds} = 3.8V.
 LIMITS:---- 1.3mA
 NUMBER:---- 12


GROUP A




GROUP B



GROUP C



GROUP D




CD 4002


UNITS %

PARAMETER:--- VNM Noise Margin
 SYMBOL:---- VNM
 CONDITIONS:-- $V_{IN} = V_{out}$
 LIMITS:----- 3.3 to 6.7 Volts
 NUMBER:---- 13


GROUP A




GROUP B




GROUP C




GROUP D





UNITS OF MEASURE IN MICRO AMPS

CD4002





APPENDIX E

CD4003 DATA GRAPHS

The acceptable data is presented in graphical form. The axis for the graph has time in hours vs the parameter unit of measure.

The graphs of this appendix are a representative sample of each parameter and displays the minimum, mean and maximum value in centile form.

CD 4003

UNITS mA

PARAMETER:--- Output Drive Capability


SYMBOL:---- IDS "P"

CONDITIONS:-- VDD = +10V, VGS = 10V, VDS = -3.8V


LIMITS:---- -1.3 mA minimum

NUMBER:---- 2


GROUP A




GROUP B



GROUP C



GROUP D



CD 4003

UNITS mA

PARAMETER:--- Output Drive Capability


SYMBOL:----- IDS "P"

CONDITIONS:-- VDD = 10V, VGS = 10V, VDS = -0.5V

LIMITS:----- -0.15 mA


NUMBER:----- 3

GROUP A




	1	2	3	4	5	6
FB	RB	PE		BAKE		
HOURS (in 1000's)						

GROUP B




	1	2	3	4	5	6
RB	PE	BK		FWD BIAS		
HOURS (in 1000's)						

GROUP C



	1	2	3	4	5	6
PE	BK	FB	REVERSE BIAS			
HOURS (in 1000's)						

GROUP D



	1	2	3	4	5	6
BK	FB	RB	P'ALLEL EXCIT.			
HOURS (in 1000's)						

PARAMETER:--- Output Drive Capability


SYMBOL:---- IDS "N"

CONDITIONS:--- VDD = 10V, VGS = 10V, VDS = 3.0V


LIMITS:---- 2.0 mA minimum

NUMBER:---- 4


GROUP A




GROUP B



GROUP C



GROUP D



CD 4003

UNITS mA

PARAMETER:--- Output Drive Capability


SYMBOL:---- IDS "N"

CONDITIONS:--- VDD = 10V, VSG = 10V, VDS = 0.5V


LIMITS:---- 0.7 mA minimum

NUMBER:---- 5


GROUP A




GROUP B



GROUP C



GROUP D




CD 4003


UNITS VOLTS

PARAMETER:--- Threshold Voltage
 SYMBOL:----- V_{th}
 CONDITIONS:--- $V_{DD} = 6.0V$
 LIMITS:----- 1.4 thru 4.5V
 NUMBER:----- 6


GROUP A




GROUP B



GROUP C




GROUP D




PARAMETER:--- Threshold Voltage
 SYMBOL:----- V_{th}
 CONDITIONS:--- V_{DD} = 14V
 LIMITS:----- 5.6 thru 9.7
 NUMBER:----- 7


GROUP A




GROUP B



GROUP C



GROUP D



CD 4003

UNITS %

PARAMETER:--- Output Drive Capability


SYMBOL:---- IDS "P"

CONDITIONS:--- VDD = +10V, VGS = 10V, VDS = -3.8V


LIMITS:---- -1.3 mA minimum

NUMBER:---- 8


GROUP A




GROUP B



GROUP C



GROUP D



CD 4003

UNITS %





PARAMETER:--- Output Drive Capability

SYMBOL:----- IDS "P"

CONDITIONS:--- VDD = 10V, VGS = 10V, VDS = -0.5V

LIMITS:----- -0.15 mA

NUMBER:----- 9



CD 4003

UNITS %

PARAMETER:--- Output Drive Capability


SYMBOL:----- IDS "N"

CONDITIONS:--- VDD = 10V, VGS = 10V, VDS = 3.0V


LIMITS:----- 2.0 mA minimum

NUMBER:----- 10


GROUP A




GROUP B



GROUP C



GROUP D




CD 4003


UNITS %

PARAMETER:--- Output Drive Capability
 SYMBOL:----- IDS "N"
 CONDITIONS:--- VDD = 10V, VSG = 10V, VDS = 0.5V
 LIMITS:----- 0.7 mA minimum
 NUMBER:----- 11


GROUP A




GROUP B



GROUP C



GROUP D




CD 4003


UNITS %

PARAMETER:--- Threshold Voltage
 SYMBOL:----- V_{th}
 CONDITIONS:--- VDD = 14V
 LIMITS:----- 5.6 thru 9.7
 NUMBER:----- 13


GROUP A




GROUP B



GROUP C



GROUP D




CD 4003


UNITS %

PARAMETER:--- Threshold Voltage
 SYMBOL:----- V_{th}
 CONDITIONS:--- VDD = 6.0V
 LIMITS:----- 1.4 thru 4.5V
 NUMBER:----- 12


GROUP A




GROUP B



GROUP C




GROUP D



CD4003

UNITS OF MEASURE IN MICRO AMPS





APPENDIX F

CD4002

Tabulated Data on the
Limit and Drift Failures

CONTRACT		SERIAL NUMBER	3306	3307	3317	3320	3322	3323	3324	3325	3326	3327		
ARC LIFE TEST		N/A	N/A	PE	FB	N/A								
PARAMETER		IPT	IPT	IPT	IPT	IPT	IPT	IPT	IPT	IPT	IPT	IPT		
UNIT OF MEAS.		uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA		
TYPE OF LIFE TEST	TIME POINT IN HOURS	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.		
OL	-	0	NO		.000	.000	.001	.010	.001	.000	.001	.000		
	FB	36	HISTORY		.001	.000	.966	.122	.001	.162	.028	.047		
ARC	See Life Test Above	168 500 1000			.275	.000	PULLED							
	FB	500	.355	.107	.595	.070	.011	.085	.001	.105	.023	.037		
MSFC	FB	1000	.310	.102	.002	.000	.002	.073	.062	.147	.032	.060		
	RB	2000	.212	.051	.041	.000	.033	.050	.081	.119	.058	.061		
	PE	3000	.185	.063	>1.6	.009	.070	.021	.248	.110	.122	>1.6		
	BAKE	4000	.020	.035	.615	.105	.503	.651	.604	.476	.278	.427		
	BAKE	5000	.055	.025	.000	.000	.000	.002	.051	.000	.002	.011		
	BAKE	6000	.008	.024	.000	.000	.000	.001	.051	.000	.002	.018		
	COMMENTS:	Channel VDD to Pin 11	Channel VDD to Pin 12	Channel VDD to GND										

NOTE: S/N 3315 - Failed catastrophically at measurement point 8 due to missing pin.

CONTRACT		SERIAL NUMBER	3342	3345	3346	3349	3350	3351						
ARC LIFE TEST		ARC	FB	FB	RB	N/A	N/A	N/A						
PARAMETER			IPT	IPT	IPT	IPT	IPT	IPT						
UNIT OF MEAS.			uA	uA	uA	uA	uA	uA						
TYPE OF LIFE TEST	TIME POINT IN TEST	LIMIT MAX.	LIMIT MAX.											
-	0	.003	.004	.000	.007	.003	.011							
RB	36	.278	.004	.000	.117	.424	.149							
See Life Test Above	168	>1.0	.025	.011										
	500	>1.0	.032	.093										
	1000	>1.0	.008	.198										
MSFC									PULLED					
		-	0	1.332	.119	.045	.085	.674	.062					
		BAKE	500	.049	.036	.008	.225	.285	.068					
		BAKE	1000	.217	.047	.051	.246	.188	.124					
		FB	2000	1.523	.021	.192	.666	.670	.147					
		RB	3000	.002	.036	.028	.194	.001	.002					
		PE	4000	1.251	.009	.222	.777	.883	.087					
		PE	5000	.005	.022	.002	.036	.116	.008					
COMMENTS:		Chan-	Chan-	Chan-	Chan-	Chan-	Chan-							
		nel VDD to GND	nel VDD to GND	nel VDD to GND	nel VDD to GND	nel VDD to GND	nel VDD to GND							

NOTE: S/N 3348 - Failed catastrophically at measurement point 2 due to Gate 1 being open; at measurement point 1 this unit was out of manufacturer's specification.

CONTRACT	SERIAL NUMBER	3366	3368	3368	3368	3371	3377	3368	3368	3368	3373	3373	3368	3362	
	ARC LIFE TEST	BAKE	RB	RB	RB	RB	N/A	RB	RB	RB	N/A	N/A	RB	BAKE	
	PARAMETER	IPT	IPT	IPT ₁	IPT ₂	IPT	IPT	ITH 1	ITH 0	ITH 0	ITH 0	ITH 0	V1	IDS	
	UNIT OF MEAS	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	V	mA	
TYPE OF LIFE TEST	TIME POINT IN HOURS	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 10 MAX.	LIMIT 10 MAX.	LIMIT 10 MAX.	LIMIT 10 MAX.	LIMIT 10 MAX.	LIMIT .01 MAX.	LIMIT 1.3 MIN.		
ARC	-	0	.001	.019	.017	.023	.001	.059	0.01	0.02	0.01	5.35	4.17	.000	3.65
	RB	36	.001	.003	.001	.002	.000	.242	0.01	0.20	0.01	9.67	7.77	.000	3.70
	See Life Test Above	168	.000	.003	.001	.002	.002		0.01	0.08	0.02			.000	3.65
		500	.001	.002	.001	.002	.038	PULLED	0.01	0.06	0.01		PULLED	.000	3.73
		1000	.000	.003	.002	.002	.148		0.01	0.05	0.02			.000	3.74
MSFC	-	0	.000	.002	.001	.001	.051	.172	0.01	0.01	0.04	8.12	6.41	.000	3.69
	PE	500	.150	.003	.001	.002	.042	.215	0.01	0.01	0.03	9.34	7.47	.000	2.03
	PE	1000	.001	.004	.001	.003	.075	.094	0.03	0.00	0.38	4.01	3.14	.000	1.54
	BAKE	2000	.001	.003	.001	.002	.000	.074	0.03	0.00	0.02	3.75	2.94	.000	3.02
	FB	3000	.000	.002	.001	.001	.119	.091	0.02	0.00	0.02	3.64	2.86	.000	1.27
	RB	4000	.000	>1.6	>1.6	>1.6	.014	.015	14.50	37.15	48.89	63.92	56.59	.011	1.90
	RB	5000	.000	>1.6	>1.6	>1.6	.000	.008	19.25	50.23	61.71	114.24	103.4	.014	2.02
	RB	6000	.000	.272	.226	.459	.002	.007	23.10	60.92	74.61	153.99	141.5	.017	2.12
COMMENTS:			Chan- nel VDD to GND	Total	Gate 1	Gate 2	Chan- nel VDD to GND	Chan- nel VDD to GND	Input Leakage Problems at Marginal Levels			Input Leakage Problem at Marginal Levels	Marginal Output "N"	Marginal Output "N"	
				Various Channels								Marginal Output "N"	Chan- nel Gate 2	Chan- nel Gate 1	

NOTES: S/N 3363 - This unit survived the ARC Life Test but was received in catastrophic condition for the MSFC Life Test.

S/N 3374 - Failed catastrophically at measurement point 6.

S/N 3376 - Failed catastrophically at measurement point 6.

S/N 3358 - Failed catastrophically at measurement point 2.

CONTRACT	SERIAL NUMBER	3380	3398	3401									
	ARC LIFE TEST	N/A	N/A	N/A									
	PARAMETER	IPT	IPT	IPT									
	UNIT OF MEAS.	uA	uA	uA									
	TYPE OF LIFE TEST	TIME IN HOURS	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.	LIMIT 0.10 MAX.								
E73	-	0	NO HIS-TORY	.025	.003								
	RB	36		.559	.120								
	See	168											
	Life	500											
	Test	1000		PULLED									
MSFC	-	0	.002	.348	.106								
	BAKE	500	.006	.042	.049								
	BAKE	1000	.150	.018	.002								
	FB	2000	.000	.017	.000								
	RB	3000	.001	.045	.009								
	PE	4000	.000	.020	.000								
	PE	5000	.000	.017	.000								
	PE	6000	.000	.016	.000								
COMMENTS:			Chan-nel VDD to Pin 3	Chan-nel VDD to GND	Chan-nel VDD to GND								

NOTE: S/N 3396 - This unit survived the ARC Life Test with some drift but was received in catastrophic condition for MSFC Life Test.

CONTRACT	SERIAL NUMBER	3310	3310	3312	3312	3316	3316	3311	3321	3318	3318	3305	3305	
	ARC LIFE TEST	PE	PE	PE	PE	FB	FB	PE	FB	PE	PE	PE	N/A	
	PARAMETER	Ith0	Ith0	Ith0	Ith0	Ith0	Ith0	Ipt	Ipt	Vnm	Ids	Ids	Idsn	
	UNIT OF MEAS.	uA	uA	uA	uA	uA	uA	uA	uA	V	mA	mA	mA	
	TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + 0.1 MAX.	DRIFT + 0.1 MAX.	DRIFT + 0.1 MAX.	DRIFT + 0.1 MAX.	DRIFT + 0.1 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	
ARC	-	0	0.02	0.02	0.03	0.02	0.03	0.03	.000	.002	4.64	4.03	4.54	
	RB 36	0.02	0.02	0.05	0.03	0.10	0.10	.003	.003	4.64	4.05	4.51	NO HISTORY	
	See Life Test Above	168	0.02	0.02	0.05	0.03	0.02	0.02	.000	.061	4.64	3.80	4.39	
	500	0.02	0.02	0.05	0.03	0.02	0.01	.000	.064	4.55	2.29	3.90		
	1000	0.03	0.02	0.08	0.04	0.02	0.02	.001	.014	4.06	1.76	3.41		
MSFC	-	0	0.02	0.00	0.06	0.03	0.00	0.00	.000	.002	3.90	1.61	3.52	
	FB 500	0.00	0.00	0.03	0.02	0.00	0.00	.000	.001	3.92	1.95	3.89	4.79 5.87	
	FB 1000	0.01	0.01	0.04	0.02	0.01	0.01	.000	.002	3.96	2.18	3.96	4.58 5.77	
	RB 2000	0.01	0.01	0.09	0.03	0.01	0.01	.001	.002	4.03	2.14	3.97	5.25 6.43	
	PE 3000	0.02	0.02	0.14	0.05	0.03	0.04	.001	.035	4.51	3.70	4.21	5.11 6.19	
	BAKE 4000	0.27	0.35	0.14	0.21	1.05	1.29	.020	.001	4.13	2.33	4.11	4.60 6.35	
	BAKE 5000	0.37	0.47	0.25	0.71	1.65	2.00	.000	.001	4.18	2.43	4.15	4.60 6.34	
	BAKE 6000	0.33	0.42	0.38	1.49	1.59	2.04	.000	.002	4.21	2.52	4.18	4.57 6.32	
COMMENTS:		Unstable Inputs With Marginal Low Levels			Unstable Inputs With Marginal Low Levels			Channel from VDD to GND	Channel from VDD to Pin 5	Channel from Gate 1 to GND	Output "P" Channel Unstable on Both Gates		Output "N" Channel Unstable on Both Gates	

CONTRACT	SERIAL NUMBER		3328	3328	3340	3344	3334	3338	3343	3344	3347	3352			
	ARC LIFE TEST		N/A	N/A	RB	FB	FB	FB	FB	FB	N/A	N/A			
	PARAMETER		I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{pt}	I _{pt}							
	UNIT OF MEAS.		uA	uA	uA	uA	uA	uA	uA	uA	uA	uA			
TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.				
ARC	- RB 36	0	NO HISTORY		0.01 0.01	0.01 0.01	.003 .003	.000 .000	.000 .000	.013 .004	.000 .060	.000 .029			
	See Life Test Above	168 500 1000			0.01 0.01 0.02	0.01 0.01 0.02	.013 .005 .004	.001 .001 .001	.000 .017 .042	.003 .003 .016	PULLED				
	- RB 500	0 2.46 2.40	2.58 0.00 2.53	0.00 0.13 0.00	3.46 0.13 0.05	.057 .009 .007	.001 .000 .000	.001 .000 .001	.042 .027 .022	.044 .001 .003	.000 .000 .000				
	RB 1000 PE BAKE FB FB FB	1000 2000 3000 4000 5000 6000	2.57 2.67 2.98 2.27 4.74 2.37 4.21 2.28 4.28	2.76 0.01 0.01 3.75 0.19 4.21 0.15 4.28 0.18	0.01 0.06 0.04 0.02 0.21 0.03 0.04 0.04	.005 .006 .004 .006 .020 .006 .020 .012	.007 .004 .004 .006 .042 .000 .010 .000	.000 .017 .017 .000 .042 .000 .006 .002	.000 .017 .017 .000 .000 .000 .004 .003	.022 .005 .009 .019 .006 .004 .006 .003	.000 .009 .002 .000 .008 .000 .030 .000				
COMMENTS:		Unstable Inputs With Marginal Low Levels	Gate 1 Unsta- ble with Low mar- ginal levels	Gate 2 Unsta- ble with Low mar- ginal levels	Chan- nel from VDD to GND	Chan- nel from VDD to GND									

CONTRACT	SERIAL NUMBER	3359	3359	3360	3361	3369	3372	3375	3370	3370		
	ARC LIFE TEST	RB	RB	RB	RB	RB	N/A	RB	RB	RB		
	PARAMETER	I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{pt}	I _{pt}	I _{pt}	I _{ds}	I _{ds}	V _{nm}	
	UNIT OF MEAS.	uA	uA	uA	uA	uA	uA	mA	mA	V		
ARC	TYPE OF LIFE TEST	TIME IN HOURS	DRIFT + .1 MAX.	DRIFT + .1 MAX.	DRIFT + .1 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.		
	- RB	0.36	0.01	0.01	0.03	0.01	.000	.002	.001	4.37	4.56	4.72
	See Life Test Above	168 500 1000	0.01 0.01 0.01	0.02 0.01 0.02	0.03 0.03 0.03	0.02 0.02 0.02	.101 .028 .004	.002 .006 .032	.148 PULLED	4.38 4.26 4.14	4.58 4.48 4.44	4.71 4.69 4.62
	- PE	0 500	0.00 0.00	0.00 0.00	0.02 0.02	0.00 0.01	.001 .000	.002 .002	.001 .001	4.16 4.26	4.42 4.50	4.63 4.68
	PE	1000	0.01	0.01	0.02	0.01	.000	.002	.001	4.15	4.44	4.66
	BAKE	2000	0.01	0.01	0.02	0.01	.000	.002	.018	4.28	4.50	4.70
	FB	3000	0.01	0.01	0.01	0.01	.023	.020	.000	4.62	4.13	4.21
	RB	4000	0.57	0.17	0.12	2.11	.000	.002	.002	4.13	4.42	4.33
	RB	5000	0.43	0.19	0.14	3.85	.000	.002	.001	4.12	4.41	4.55
	RB	6000	0.60	0.34	0.27	4.99	.000	.002	.001	4.16	4.47	4.55
COMMENTS:		Unstable Inputs with Marginal Low Levels	Channel from Gate 2 to GND	Channel from Gate 1 to GND	Channel from VDD to GND	Channel from VDD to GND	Channel from VDD to Pin 12	Channel from VDD to GND	Channel from VDD to GND	Channel from Gate 1 to GND		

CONTRACT	SERIAL NUMBER	3379	3379	3383	3383	3389	3389	3393	3389	3393	3394	3399	3402	
	ARC LIFE TEST	N/A	N/A	N/A	N/A	BAKE	BAKE	RB	BAKE	RB	RB	N/A	N/A	
	PARAMETER	I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{th0}	I _{pt}	I _{pt}	I _{pt}	I _{pt}	I _{pt}	
	UNIT OF MEAS.	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	uA	
TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + .1 MAX.	DRIFT + .1 MAX.	DRIFT + .1 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.				
ARC	- RB 36	NO HISTORY				0.04 0.06 0.04 0.04	0.04 0.19 0.04 0.04	0.01 0.01 0.21 0.21	.030 .029 .032 .029	.003 .003 .199 .200	.000 .000 .091 .268	.000 .695 .232	.001 .033 PULLED	
	See Life Test Above	168 500 1000				0.04	0.04	0.14	.029	.133				
	- BAKE 500	1.06 .82	1.07 .83	2.28 1.89	2.61 2.15	0.03 0.03	0.03 0.03	0.05 0.00	.031 .030	.056 .003	.014 .000	.000 .000	.031 .010	
	BAKE 1000	.83 1.00	.83 .83	1.87 1.87	2.11 2.11	0.03 0.03	0.03 0.03	0.01 0.01	.033 .032	.004 .004	.000 .000	.000 .000	.000 .000	
MSFC	FB 2000	.80 1.80	.80 .80	1.85 1.85	2.07 2.07	0.03 0.03	0.03 0.03	0.00 0.00	.032 .032	.004 .004	.000 .000	.001 .001	.000 .000	
	RB 3000	1.07 1.07	1.08 1.08	2.47 2.47	2.91 2.91	0.33 0.33	0.81 0.81	2.56 2.56	.050 .050	.004 .004	.001 .001	.070 .070	.000 .000	
	PE 4000	.94 1.99	.96 1.04	2.11 2.26	2.89 3.20	0.14 0.12	0.33 0.28	0.10 0.14	.032 .032	.003 .003	.000 .000	.024 .000	.000 .000	
	PE 5000	.99 1.91	1.04 .96	2.26 2.13	3.20 3.15	0.12 0.10	0.28 0.23	0.14 0.13	.032 .029	.003 .003	.000 .000	.000 .000	.000 .000	
COMMENTS:		Unstable Inputs With Marginal Low Levels	Unstable Inputs With Marginal Low Levels	Unstable Inputs With Marginal Low Levels	Gate 2 Unstable With Marginal Low Levels	Channel from VDD to GND	Channel from VDD to GND	Channel from VDD to Pin 5	Channel from VDD to GND	Channel from VDD to GND	Channel from VDD to GND	Channel from VDD to GND	Channel from VDD to GND	



APPENDIX G

CD4003

Tabulated Data on the
Limit and Drift Failures

CONTRACT	SERIAL NUMBER	3422												
	ARC LIFE TEST	N/A												
	PARAMETER	VtH-3												
	UNIT OF MEAS.	VOLT												
	TYPE OF LIFE TEST	TIME POINT IN HOURS	LIMIT											
ARC	-	0	5.62											
	FB	36	5.58											
	See Life Test Above	168 500 1000	PULLED											
	-	0	5.61											
	FB	500	5.61											
MSFC	FB	1000	5.61											
	RB	2000	5.56											
	PE	3000	5.54											
	BAKE	4000	5.55											
	BAKE	5000	5.59											
COMMENTS:			Marginal											

CONTRACT H	SERIAL NUMBER	3429	3429											
	ARC LIFE TEST	FB	FB											
	PARAMETER	V-1	Pt											
	UNIT OF MEAS.	V	W											
	TYPE OF LIFE TEST	TIME POINT IN HOURS	LIMIT .01 MAX.	LIMIT 2.0 MAX.										
ARC	-	0	.000	.002										
	RB	36	.000	.001										
	See Life Test Above	168	.000	.002										
		500	.000	.002										
		1000	.000	.002										
MSFC	-	0	.000	.000										
	RB	500	.000	.000										
	RB	1000	.000	.001										
	PE	2000	.000	.004										
	BAKE	3000	.000	.001										
	FB	4000	.019	>1.6										
	FB	5000	.031	>1.6										
	FB	6000	.023	63.13										
COMMENTS:			Channeling Accelerated By FB											

NOTE: S/N 13437 - Failed catastrophically at measurement point 6.

CONTRACT	SERIAL NUMBER		3456	3469										
	ARC LIFE TEST		BAKE	BAKE										
	PARAMETER		Pt	Pt										
	UNIT OF MEAS.		W	W										
ARC	TYPE OF LIFE TEST	TIME POINT IN HOURS		LIMIT 2.0 MAX.	LIMIT 2.0 MAX.									
	-	0		.001	1.471									
	RB	36		.001	.877									
	See	168		.001										
	Life	500		.001	PULLED									
MSFC	Test	1000		.001										
	Above													
	-	0		.002	6.321									
	PE	500		>1.6	.013									
	PE	1000		>1.6	.014									
	BAKE	2000		.001	1.288									
	FB	3000		.000	.012									
	RB	4000		.001	.128									
	RB	5000		.001	.356									
	RB	6000		.001	.263									
COMMENTS:				Unsta-ble FF2	Unsta-ble FF1									

NOTE: S/N 13457 - Failed catastrophically at measurement point 4.
 S/N 13458 - Failed catastrophically at measurement point 7.
 S/N 13467 - Failed catastrophically at measurement point 4

CONTRACT	SERIAL NUMBER	3485	3486	3488										
	ARC LIFE TEST	BAKE	BAKE	BAKE										
	PARAMETER	V-1	Pt	Pt										
	UNIT OF MEAS.	V	W	W										
ARC	TYPE OF LIFE TEST	TIME POINT IN HOURS	LIMIT .01 MAX.	LIMIT 2.0 MAX.	LIMIT 2.0 MAX.									
	-	0	.000	.290	.727									
	RB	36	.000	.219	.651									
	See Life Test Above	168	.000	.353	1.698									
		500	.000	.568	1.694									
		1000	.000	.582	1.538									
MSFC	-	0	.000	.797	2.394									
	BAKE	500	.064	.609	2.326									
	BAKE	1000	.059	13.96	13.69									
	FB	2000	.071	.000	.001									
	RB	3000	.069	.001	.001									
	PE	4000	.068	.002	.001									
	PE	5000	.067	.002	.001									
COMMENTS:	FF 1													

CONTRACT		SERIAL NUMBER	3419	3420	3424	3424	3425	3426	3425	3425	3426	3426		
ARC LIFE TEST		FB	FB	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
PARAMETER		Ipt	Ipt	Ipt	Ipt	Ipt	Ipt	Ipt	Idsnl	Idsnl3	Idsnl	Idsnl3		
UNIT OF MEAS.		uA	uA	uA	uA	uA	uA	mA	mA	mA	mA	mA		
TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT +.01 MAX.	DRIFT +.01 MAX.	DRIFT +.01 MAX.	DRIFT +.01 MAX.	DRIFT +.01 MAX.	DRIFT +.01 MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.		
ARC	-	0	.023	.000	.004	.002	.013	.016	5.46	5.59	5.58	5.60		
	RB	36	.024	.001	.129	.003	.017	.023	5.85	5.90	5.96	5.96		
	See	168	.002	.048					PULLED					
	Life	500	.023	.322										
	Test	1000	.025	.653										
MSFC	-	0	.024	.251	.198	.002	.013	.018	5.76	5.83	5.87	5.88		
	FB	500	.193	.001	1.207	.068	.013	.018	5.64	5.72	5.73	5.74		
	RB	1000	.729	.001	.032	.034	.015	.018	5.55	5.64	5.65	5.66		
	RB	2000	.270	.001	.083	.025	.083	.263	6.18	6.23	6.37	6.36		
	PE	3000	.603	.001	.093	.012	.067	.174	6.06	6.06	6.19	6.19		
	BAKE	4000	.029	.001	.007	.003	.015	.019	5.90	5.95	6.04	6.06		
	BAKE	5000	.029	.001	.003	.002	.014	.019	5.83	5.88	5.96	5.98		
	BAKE	6000	.026	.001	.002	.001	.013	.015	5.80	5.85	5.93	5.96		
COMMENTS:			Chanel Acc.* by PE&FB Cured by Bake	Unsta- ble	Chanel is Cured by Bake	Chanel is Cured by Bake	Chanel is Cured by Bake	RB Caused Chan- nel Bake Cured	Both Output N-Channel Degraded			Both Output N-Channel Degraded		

*NOTE: Accelerated

CONTRACT	SERIAL NUMBER	3426	3419	3425	3425	3426	3426						
	ARC LIFE TEST	N/A	FB	N/A	N/A	N/A	N/A						
	PARAMETER	Vth5	Vth3	Vth3	Vth11	Vth3	Vth3						
	UNIT OF MEAS	V	V	V	V	V	V						
Type of Life Test	Time Point in Hours	Drift + 10% Max.	Drift + 10% Max.	Drift + 10% Max.	Drift + 10% Max.	Drift + 10% Max.	Drift + 10% Max.						
ARC	-	0	1.88	3.14	3.49	3.11	3.38	2.13					
	RB	36	1.82	3.05	3.02	2.97	3.28	2.04					
	See Life Test Above	168	2.96										
		500	2.89										
		1000	2.27										
				PULLED				PULLED					
MSFC	-	0	1.82	2.84	3.44	3.04	3.33	2.05					
	FB	500	2.02	2.88	3.45	3.06	3.28	2.09					
	FB	1000	2.08	2.88	3.35	2.99	3.24	2.10					
	RB	2000	2.03	2.83	2.08	2.19	2.11	1.85					
	PE	3000	2.01	2.39	2.09	2.21	2.18	1.84					
	BAKE	4000	1.96	2.91	2.25	2.85	3.22	1.92					
	BAKE	5000	1.93	2.92	3.23	2.90	3.25	1.98					
	BAKE	6000	1.91	2.93	3.29	2.94	3.27	2.03					
COMMENTS:		Data Line Going Low VDD= 6V FF#1	Clock Line Going High VDD= 6V FF#1	Clock Line Going High VDD= 6V FF#1	Clock Line Going High VDD= 6V FF#2	Clock Line Going High VDD= 6V FF#1	Clock Line Going Low VDD= 6V FF#1						
		Master	Mastr.		Mstr.	Mstr.	Slave						

CONTRACT	SERIAL NUMBER	3445	3447	3448	3442	3444	3445	3446	3446	3447	3448	3444	3444		
	ARC LIFE TEST	N/A	N/A	N/A	RB	N/A	NA	N/A	N/A	N/A	N/A	N/A	N/A		
	PARAMETER	Vth9	Vth3	Vth5	Pt	Pt	Pt	Pt	Pt	Pt	Pt	Idsn1	Idsn13		
	UNIT OF MEAS.	V	V	V	uA	uA	uA	uA	uA	uA	uA	mA	mA		
TYPE OF POINT IN TEST	TIME IN HOURS	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + 5% MAX.	DRIFT + 5% MAX.		
-	0	1.68	2.15	1.58	.204	.018	.001	.001	.001	.002	.007	5.44	5.47		
RB	36	1.69	2.10	1.58	.205	.018	.145	.001	.001	.064	.014	5.76	5.79		
See Life Test Above	168 500 1000	PULLED			.001 .001 .001	PULLED									
ARC	-	0	1.69	2.05	1.60	.227	.018	.112	.002	.000	.069	.010	5.68	5.71	
RB	500	1.69	2.02	1.59	.001	.018	.443	.001	.000	.108	.003	5.97	6.00		
RB	1000	1.68	2.02	1.57	.000	.019	.478	.000	.001	.098	.002	6.01	6.04		
PE	2000	1.70	2.04	1.61	.000	.023	.149	.010	.012	.094	.040	5.92	5.93		
BAKE	3000	1.68	1.82	1.58	.000	.017	.076	.000	.001	.007	.012	5.83	5.85		
FB	4000	1.90	1.79	1.78	.001	.375	.063	.001	1.292	.002	.223	5.76	5.78		
FB	5000	1.77	1.79	1.65	.001	1.124	.067	.115	.655	.002	.344	5.76	5.78		
FB	6000	1.78	1.84	1.76	.001	1.367	.056	.057	1.205	.002	.292	5.76	5.78		
COMMENTS:			Data Line Going Low VDD= 6V FF#2	Clock Line Going High VDD= 6V FF#1 Slave	Data Line Going Low VDD= 6V FF#1	Unsta-ble	Chan-nel Acc.* by FB	Chan-nel Acc.* by FB & RB Cured by Bake	Chan-nel Acc.* by FB	Output N-Channel Degraded FF#1 FF#2					

*NOTE: Accelerated

CONTRACT	SERIAL NUMBER	3427	3427	3427	3430	3431	3432	3432	3433	3438	3443	3444	3444
	ARC LIFE TEST	FB	FB	FB	FB	FB	FB	FB	RB	RB	N/A	N/A	N/A
	PARAMETER	Vth11	Vth11	Vth5	Vth5	Vth9	Vth9	Vth9	Vth5	Vth5	Vth5	Vth5	Vth3
	UNIT OF MEAS.	V	V	V	V	V	V	V	V	V	V	V	V
ARC	TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + 10% MAX.	DRIFT + 5% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.	DRIFT + 10% MAX.
	-	0	2.50	6.36	1.73	1.76	1.67	1.93	3.69	1.81	1.87	1.71	1.77
	RB	36	2.48	6.33	1.73	1.77	1.67	1.92	3.69	1.82	1.88	1.72	1.78
	See Life Test Above	168	2.46	6.31	1.73	1.77	1.67	1.92	3.68	1.81	2.11	1.90	
		500	2.44	6.30	1.73	1.77	1.67	1.93	3.68	1.81	2.12	1.91	
		1000	2.43	6.29	1.73	1.76	1.67	1.93	3.69	1.81	2.13	1.92	
	-	0	2.41	6.35	1.74	1.78	1.68	1.93	3.70	1.83	1.95	1.79	1.79
	RB	500	2.40	6.34	1.73	1.77	1.67	1.93	3.71	1.83	1.94	1.79	1.79
	RB	1000	2.11	6.12	1.75	1.77	1.67	1.92	3.69	1.81	1.92	1.77	1.78
	PE	2000	2.18	6.17	1.77	1.79	1.69	1.95	3.68	1.86	1.92	1.77	1.85
MSFC	BAKE	3000	2.24	6.20	1.73	1.77	1.67	1.93	3.69	1.83	1.90	1.74	1.81
	FB	4000	1.83	5.84	1.95	2.03	1.86	2.16	2.35	2.11	2.13	1.94	2.21
	FB	5000	1.81	5.86	1.84	2.02	1.76	2.15	2.36	2.11	1.99	1.84	2.26
	FB	6000	1.84	5.88	1.94	2.02	1.86	2.15	2.35	2.12	2.11	1.92	2.27
COMMENTS:		Clock Line Going High VDD= 6V FF#2 Slave	Clock Line Going Low VDD= 6V FF#2 Slave	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#2	Data Line Going High VDD= 6V FF#2	Data Line Going High VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	Data Line Going High VDD= 6V FF#1	Data Line Going High VDD= 6V FF#1	Clock Line Going High VDD= 6V FF#1 Master

L8

CONTRACT	SERIAL NUMBER	3468	3470	3470	3460	3461	3463	3464	3466	3468	3470	3455			
	ARC LIFE TEST	N/A	N/A	N/A	RB	RB	RB	RB	RB	N/A	N/A	BAKE			
	PARAMETER	Pt	Pt	Pt	Vth5	Vth9	Vth9	Vth5	Vth5	Vth5	Vth9	Vth5	Vth5		
	UNIT OF MEAS	uA	uA	uA	V	V	V	V	V	V	V	V	V		
ARC	TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + .01 MAX.	DRIFT + 10% MAX.									
	- RB	0 36	.001 .059	.008 .401	.043 .068	1.76 1.78	1.66 1.66	1.81 1.81	1.81 1.81	1.82 1.82	1.53 1.53	1.75 1.75	1.76 1.69		
	See Life Test Above	168 500 1000	PULLED			2.04 2.05 2.05	1.84 1.85 1.86	2.05 2.07 2.09	2.04 2.05 2.05	2.06 2.08 2.08	PULLED			1.68 1.68 1.68	
	- PE PE BAKE FB RB RB RB	0 500 1000 2000 3000 4000 5000 6000	.110 .033 .015 .000 .000 .014 .028 .021	.442 .130 .065 .002 .002 .085 .144 .119	.051 .365 .018 .015 .229 .096 .062 .048	1.85 1.86 1.84 1.80 2.06 1.85 1.84 1.83	1.77 1.73 1.72 1.70 1.87 1.75 1.74 1.72	2.05 1.92 1.91 1.87 2.06 1.91 1.91 1.87	1.88 1.89 1.87 1.83 2.05 1.87 1.87 1.86	1.88 1.89 1.88 1.84 2.05 1.87 1.87 1.85	1.54 1.56 1.56 1.53 1.74 1.57 1.56 1.55	1.76 1.78 1.77 1.75 1.74 1.78 1.72 1.76	1.69 1.69 1.69 1.67 1.94 1.73 1.72 1.71		
MSFC	COMMENTS:			Chan- nel Acc.* by FB&RB Cured by Bake	Chan- nel Acc.* by FB&RB Cured by Bake	Chan- nel Acc.* by FB	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#2	Data Line Going Low VDD= 6V FF#2	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#2	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#2	

*NOTE: Accelerated

CONTRACT	SERIAL NUMBER	3478	3480	3483	3484	3489	3489	3491	3478	3478	3475	3476	3477	3478	
	ARC LIFE TEST	BAKE	BAKE	RB	BAKE	N/A	N/A	N/A	BAKE	BAKE	BAKE	BAKE	BAKE	BAKE	
	PARAMETER	Pt.	Pt	Pt	Pt	Pt	Pt	Pt	Idsn 1	Idsn13	Vth9	Vth9	Vth5	Vth5	
	UNIT OF MEAS.	uA	uA	uA	uA	uA	uA	uA	mA	mA	V	V	V	V	
TYPE OF LIFE TEST	TIME POINT IN TEST	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	DRIFT DRIFT	
		±.01% ±.01%	±.01% ±.01%	±.01% ±.01%	±.01% ±.01%	±.01% ±.01%	±.01% ±.01%	+5% MAX	+5% MAX	+10% MAX	+10% MAX	+10% MAX	+10% MAX	+10% MAX	
ARC	- RB See Life Test Above	0 36 168 500 1000	.013 .015 .013 .018 .018	.001 .935 .932 .002 .421	.001 .002 .059 .024 .060	.002 .053	.013 .024 .053	.001 .053	5.56 5.90 5.75 5.61 5.59	5.50 5.84 5.69 5.55 5.53	1.77 1.77 1.77 1.77 1.77	1.71 1.68 1.68 1.67 1.67	1.80 1.80 1.79 1.79 1.79	1.82 1.83 1.82 1.83 1.82	
	MSFC	- BAKE BAKE BAKE FB RB PE PE PE	0 500 1000 2000 3000 4000 5000 6000	.013 .015 .016 .015 .015 .033 .028 .126	.000 .403 .406 .408 .414 .204 .000 .000	.001 .002 .003 .067 .000 .002 .000 .002	.072 .002 .000 .001 .001 .000 .000 .000	.018 .000 .000 .059 .000 .038 .000 .035	.062 .000 .001 .000 .001 .000 .000 .000	5.60 5.57 5.50 5.45 5.48 6.06 6.06 6.18	5.54 5.50 5.42 5.38 5.42 6.07 6.07 6.15	1.78 1.78 1.77 1.96 1.84 1.86 1.86 1.83	1.68 1.68 1.66 1.91 1.74 1.77 1.76 1.73	1.80 1.80 1.79 2.00 1.86 1.88 1.87 1.85	1.83 1.83 1.81 2.19 2.08 2.09 2.08 2.06
		Comments:	Unstable Unstable	Chan- nel Cured by RB	Chan- nel Acc.* by FB&RB	Chan- nel Cured by Bake	Chan- nel Acc.* by FB	Chan- nel Acc.* by RB	Both Output N-Channel Degraded	Data Line Going Low VDD= 6V FF#2	Data Line Going Low VDD= 6V FF#2	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	Data Line Going Low VDD= 6V FF#1	

*NOTE: Accelerated


CONTRACT	SERIAL NUMBER		3481	3489	3491	3492	3473	3476	3476	3478	3478	3478	3481	3491	
	ARC LIFE TEST		BAKE	N/A	N/A	N/A	BAKE	BAKE	BAKE	BAKE	BAKE	BAKE	N/A		
	PARAMETER		Vth5	Vth 5	Vth 5	Vth5	Vth 3	Vth11	Vth 3	Vth 3	Vth 3	Vth 3	Vth 3	Vth 11	
	UNIT OF MEAS		V	V	V	V	V	V	V	V	V	V	V	V	
TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT + 10% MAX	DRIFT + 10% MAX	DRIFT +10% MAX	DRIFT +10% MAX	DRIFT +10% MAX									
ARC	-	0	1.82	1.57	1.57	1.58	2.27	1.74	2.32	1.95	3.40	2.08	1.93	1.72	
	RB	36	1.83	1.58	1.57	1.58	2.24	1.81	2.32	1.98	3.31	1.98	1.98	1.76	
	See Life Test Above	168 500 1000	1.83 1.83 1.83	Pulled			2.26	1.73	2.34	1.93	3.38	2.06	1.92	Pulled	
	Bake	500	1.84	1.59	1.58	1.59	2.23	1.80	2.33	1.95	3.38	2.07	1.96	1.79	
	Bake	1000	1.84	1.57	1.56	1.56	2.23	1.81	2.34	1.96	3.37	2.09	1.99	1.80	
MSFC	FB	2000	1.82	1.54	1.54	1.54	2.22	1.79	2.35	1.94	3.37	2.13	1.96	1.77	
	RB	3000	2.12	1.73	1.75	1.73	1.92	1.97	2.08	2.28	3.26	2.14	2.18	1.95	
	PE	4000	1.90	1.60	1.60	1.58	2.04	1.87	2.07	2.20	3.30	2.12	2.19	1.97	
	PE	5000	1.93	1.62	1.62	1.61	2.04	1.96	2.14	2.21	2.24	2.12	2.17	1.95	
	PE	6000	1.92	1.62	1.62	1.61	2.05	1.88	2.14	2.26	2.28	1.93	2.17	1.85	
			1.90	1.60	1.61	1.60	2.08	1.96	2.19	2.17	2.14	1.84	2.17	1.92	
	COMMENTS:		Clock Line Going Low VDD=	Clock Line Going High VDD=	Clock Line Going High VDD=	Clock Line Going High VDD=	Clock Line Going Low VDD=								
			6V FF#1	6V FF#1	6V FF#1	6V FF#1	6V FF#1	6V FF#1	6V FF#2	6V FF#1	6V FF#1	6V FF#1	6V FF#1	6V FF#2	

CONTRACT	SERIAL NUMBER	3378	3378	3378	3378	3378	3395	3395	3395							
	ARC LIFE TEST	N/A	N/A	N/A	N/A	N/A	RB	RB	RB	RB						
	PARAMETER	Vnm	Ids	Ids	Ids	Ids	Vnm	Vnm	Ids	Ids						
	UNIT OF MEAS.	V	uA	uA	uA	uA	V	V	uA	uA						
ARC	TYPE OF LIFE TEST	TIME POINT IN HOURS	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX	DRIFT +5% MAX						
	- RB	0 36	NO HISTORY					4.82	5.10	4.06	4.23					
	See Life Test Above	168 500 1000	NO HISTORY					4.81	5.09	4.09	4.24					
	- BAKE	0 500	4.42	2.15	1.37	7.17	7.10	6.21	4.28	5.17	3.19	3.72				
MSFC	BAKE	1000	4.60	2.89	1.85	7.19	7.13	6.23	4.71	5.29	3.85	4.11				
	FB	2000	4.60	2.89	1.85	7.20	7.14	6.20	4.77	5.09	3.92	4.12				
	RB	3000	4.59	2.88	1.84	7.23	17.18	6.27	4.12	4.62	3.27	3.66				
	PE	4000	4.59	2.88	1.84	7.19	17.12	6.24	3.84	4.10	2.40	2.87				
COMMENTS:	PE	5000	5.48	3.87	1.83	17.09	17.10	16.18	3.83	4.13	2.57	3.04				
	PE	6000	5.47	3.46	1.82	17.05	17.06	16.12	3.85	4.06	2.70	2.94				
				Pin 5	Pin 9	Pin 10										
				Input and Output Transistors Indicated Instability in the "On" State												
				Input and Output Transistors Indicated Instability in the "on" State												


IDCA

APPENDIX H


Life Test Circuits




CD4002 PARALLEL EXCITATION BURN-IN CIRCUIT




CD4-02 FORWARD BIAS BURN-IN CIRCUIT



CD4003 FORWARD BIAS BURN-IN CIRCUIT



CD4002 REVERSE BIAS BURN-IN CIRCUIT



CD4003 REVERSE BIAS BURN-IN CIRCUIT



APPENDIX I

NASA/ARC Contract Number NAS 2-5760 Abstract



ABSTRACT

PART TYPE: CD4002 and CD4003
MANUFACTURER: RCA
NASA AMES SPECIFICATION: A-15923
DCA TEST PROCEDURE: No. 136

This abstract describes the nature, purpose, and results of the NASA Ames Qualification Test, performed for NASA Ames during the period of time between January 1970 and June 1970, by DCA RELIABILITY LABORATORY.

THE NATURE

Two hundred RCA integrated circuits were subjected to a pre-qualification inspection which consisted of temperature cycling, acceleration, fine leak, gross leak, electrical measurements, burn-in, and electrical measurement. Upon completion the units were divided into the following test groups:

B-1	Control Group
B-2	Constructional Analysis Group
B-3	Mechanical Analysis Group
C	Environmental Group
D	Life Test Group

The Environmental Group was subjected to four (4) environmental stresses which were in accordance with NASA and military semiconductor



THE NATURE (CONT)

qualification standards. Both the Environmental Group and the Life Test Group were then subjected to a 1000 hour Life Test which consisted of an electrical stress at an ambient temperature of 125°C.

THE PURPOSE

To evaluate the physical and electrical integrity of the COS MOS integrated circuits manufactured by RCA for use on the PIONEER Program.

RESULTS

Pre-Qualification

1. All the units failed Fine Leak.
2. All the units failed Gross Leak.
3. One CD4003 failed and all other units passed the Initial Electrical Test.
4. Second Electrical Test
 - a. The CD4002 had twenty seven units which exceeded the manufacturer's limits and an additional twenty units, which indicated instability through parametric drift, within the manufacturer's limits (drift limits are specified in Appendix II).
 - b. The CD4003 had two units which exceeded the manufacturer's limits and an additional twenty five units indicated instability through parametric drift within the manufacturer's limits.

CONSTRUCTIONAL ANALYSIS

1. All the units passed the external visual inspection.
2. All the units failed the internal visual inspection.



CONSTRUCTIONAL ANALYSIS (CONT)

3. Diffusion depths, metalization thickness, and die thickness were measured and recorded using angle lapping and straining techniques.

MECHANICAL ANALYSIS

1. All the units passed the Mechanical Stresses
2. After successful completion of the Lead Fatigue Test, one unit had a lead broken off during the process of removing the device from its carrier for electrical measurement.

ENVIRONMENTAL GROUP

- 1.. One of the CD4002 devices exceeded the manufacturer's limits at the post Thermal Shock measurement. The other units passed the testing.
2. The CD4003 devices passed the testing.

LIFE TEST GROUP

1. The CD4002 devices had a total of nine limit rejects and twelve units which showed excessive drift during the 1000 hour Life Test.
2. The CD4003 devices had no limit rejects but twenty nine units showed excessive drift during the 1000 hour Life Test.



CONCLUSIONS

1. The intention of NASA Contract NAS2-5760 was to determine if the RCA COS MOS family of integrated circuits were qualified for use in high reliability space applications. The conclusion based on the parts tested and the test results obtained therein is that the devices are not acceptable.
2. An indepth analysis of the test results and part inspections reveals the following significant details:
 - a. It is apparent from the Constructional Analysis that the parts were not subjected to a precap visual inspection to the acceptance criteria defined in MIL-STD-883, Method 2010, Condition A or B.
 - b. The failure mechanism for hermeticity was identified to be a glass epoxy insulator attached to the case. This epoxy has a helium entrapment potential.
 - c. The pattern of the Life Test characteristics is such that the vast majority of devices, which eventually failed or approached failure, could be identified early (within 200 hours) by utilizing a parameter drift screening technique.

Should these facts be considered and the following recommendations be incorporated, it is concluded by DCA RELIABILITY LABORATORY that the RCA COSMOS series integrated circuits may have the capability of passing the qualification requirements.



RECOMMENDATIONS

1. Parts should be procured to a Pre-Cap Visual Inspection to the acceptance criteria of MIL-STD-883, Method 2010, Condition A or B.
2. Parts should be procured without a glass epoxy insulator in order to guarantee hermeticity . This insulator can be applied after completion of screening.
3. Parts should be procured to a screening inspection according to MIL-STD-883, Method 5004, Class A with the addition of a lot jeopardy clause and parameter drift screen.